

CONFIDENTIAL



UTHM
Universiti Tun Hussein Onn Malaysia

UNIVERSITI TUN HUSSEIN ONN MALAYSIA

**FINAL EXAMINATION
SEMESTER II
SESSION 2013/2014**

COURSE NAME	:	DIGITAL ELECTRONICS
COURSE CODE	:	DAE 21203
PROGRAMME	:	1 DAE
EXAMINATION DATE	:	JUNE 2014
DURATION	:	2 ½ HOURS
INSTRUCTION	:	ANSWER FOUR (4) QUESTIONS ONLY

THIS QUESTION PAPER CONSISTS OF TEN (10) PAGES

CONFIDENTIAL

- Q1** (a) Analog signals are real world signals. Describe THREE (3) steps taken when processing analog signals using digital techniques. (3 marks)
- (b) Figure Q1(b) shows two logic functions used in digital systems.
 (i) Name the logic functions
 (ii) Describe each of the function. (6 marks)
- (c) Figure Q1(c) shows a non-ideal periodic pulses displayed on an oscilloscope. The vertical scale of the oscilloscope is 1V/div and its horizontal scale is 1 μ s/div. Determine the following parameters:
 (i) amplitude
 (ii) pulse width
 (iii) frequency (6 marks)
- (d) The following is a string of ASCII characters whose bit pattern have been converted into hexadecimal for compactness:
 4A 20 3D 20 B3 38 2F F8
 Of the 8 bits in each pair of digits, the leftmost is a parity bit. The remaining bits are the ASCII code. Convert to bit form and decode the ASCII. The ASCII table is given in Table Q1(d). (7 marks)
- (e) Convert DAE_{hex} to base 2, 8 and 10 number system. (3 marks)
- Q2** (a) State the importance of Boolean Theorem in digital systems and write four (4) examples of Boolean algebra rules. (4 marks)
- (b) Prove the following identity using
 (i) Boolean Algebra
 (ii) Truth table

$$(A + B)(\bar{A} + AB) = B$$
 (6 marks)
- (c) The logic circuit in Figure Q2(c) has inputs A, B, C.
 (i) Write the expression for the outputs X, Y and F.
 (ii) Build a truth table for the logic circuit.
 (iii) Sketch the timing diagram for waveforms at X, Y and F if the inputs A, B and C are as shown in Figure Q2(c)(ii). (15 marks)

- Q3** (a) (i) Write the two (2) equations for DeMorgan's theorem.
(ii) Draw the basic gates used to illustrate the equations in part (a)(i) and label all inputs and outputs.
- (6 marks)

- (b) For the following function,

$$F(W, X, Y, Z) = \sum (0, 5, 7, 8, 10, 13, 14, 15) + d(2, 3, 4)$$

- (i) Simplify using K-map and obtain a minimum SOP expression for F.
(ii) Implement the simplified expression using logic gates and label all inputs and outputs.

(7 marks)

- (c) Design a combinational logic circuit which has one output Z and a 4-bit inputs (A,B,C,D) representing binary numbers. Output, Z should be HIGH ('1') if the input is at least 5 but not greater than 11.

- (i) Obtain the truth table of this circuit.

(4 marks)

- (ii) Write the minterm as well as the maxterm expressions for output Z.

(2 marks)

- (iii) Simplify the output function and implement using NAND gates only.

(6 marks)

- Q4** (a) Perform the following arithmetic operations. Check the answer with its decimal equivalent.

- (i) $0010_2 + 1010_2 + 0111_2$
(ii) $01100101_2 + 11010100_2$
(iii) $+ 18_{10} - 25_{10}$ using 2's complement

(7 marks)

- (b) If a word length is 6 bits (including sign bit), what decimal number does 100001_2 represent in sign and magnitude in 2's complement.

(3 marks)

- (c) A full adder has three (3) inputs: A, B and C_{in} and two (2) outputs: SUM and C_{out} .
- Produce a truth table for the full adder.
 - Obtain the minimum Boolean expression for SUM by using Boolean algebra rules and Karnaugh map for C_{out} .
 - Draw the simplified circuit for the full adder.

(15 marks)

- Q5** (a) (i) With the aid of diagrams, briefly describe a 8 x 1 multiplexer.
(ii) Implement the following Boolean expression using a 8 x 1 multiplexer.

$$F = \overline{A}B + B\overline{C} + A\overline{B}C$$

(8 marks)

- (b) Use the 74138 IC in Figure Q5(b) to implement the following functions. Show all pin connections.
- $W = \overline{ABC} + C$
 - $Y = AC + AB + \overline{ABC}$

(10 marks)

- (c) The two inputs (A, B) of Figure Q5(c) are hexadecimal numbers 8_{16} (A input) and D_{16} (B input). What is the output (SUM) in binary if Adder / Subtractor is held low?
Show all steps and give a brief explanation.

(7 marks)

- Q6** (a) Draw the truth table of a half-adder circuit showing all inputs and outputs (SUM and carry (C_O)). Write the expression for both outputs.

(5 marks)

- (b) The following are the output expressions for a Full Adder circuit having inputs A, B and C_{in} . Illustrate how a full-adder can be implemented using 2 half-adders.

$$\text{SUM} = A \oplus B \oplus C_{in}$$

$$C_o = C_{in} \cdot (A \oplus B) + A \cdot B$$

(5 marks)

- (c) Figure Q6(c) show a BCD adder circuit.
- (i) What are the THREE basic parts of this adder?
 - (ii) Describe how the BCD adder circuit detects the need for a correction and executes it.
 - (iii) Write the expression for X.
 - (iv) Two numbers, A and B having values 7 and 6 respectively are feed into this BCD adder. Show the contents of $A_3A_2A_1A_0$, $B_3B_2B_1B_0$, $S_3S_2S_1S_0$, $\sum_3\sum_2\sum_1\sum_0$ and the value of X. Verify that the contents of the BCD sum and value of X is correct.

(15 marks)

- END OF QUESTION -

FINAL EXAMINATION

SEMESTER/SESSION: SEM II/2013/2014
COURSE NAME : DIGITAL ELECTRONICS

PROGRAMME : 1 DAE
COURSE CODE: DAE21203




FIGURE Q1(b)




FIGURE Q1(c)



FINAL EXAMINATION

SEMESTER/SESSION: SEM II/2013/2014
COURSE NAME : DIGITAL ELECTRONICS

PROGRAMME : 1 DAE
COURSE CODE: DAE21203

Table Q1(e)



GRAPHIC SYMBOLS									
CONTROL CHARACTERS				NAME	DEC	BINARY	HEX	SYMBOL	DEC
									DEC
NUL	0	0000000	00	space	32	0100000	20	@	64
SOH	1	0000001	01	!	33	0100001	21	A	65
STX	2	0000010	02	"	34	0100010	22	B	66
ETX	3	0000011	03	#	35	0100011	23	C	67
EOT	4	0000100	04	\$	36	0100100	24	D	68
ENQ	5	0000101	05	%	37	0100101	25	E	69
ACK	6	0000110	06	&	38	0100110	26	F	70
BEL	7	0000111	07	*	39	0100111	27	G	71
BS	8	0001000	08	(40	0101000	28	H	72
HT	9	0001001	09)	41	0101001	29	I	73
LF	10	0001010	0A	*	42	0101010	2A	J	74
VT	11	0001011	0B	+	43	0101011	2B	K	75
FF	12	0001100	0C	-	44	0101100	2C	L	76
CR	13	0001101	0D	-	45	0101101	2D	M	77
SO	14	0001110	0E	-	46	0101110	2E	N	78
SI	15	0001111	0F	/	47	0101111	2F	O	79
DLE	16	0010000	10	0	48	0100000	30	P	80
DC1	17	0010001	11	1	49	0100001	31	Q	81
DC2	18	0010010	12	2	50	0100010	32	R	82
DC3	19	0010011	13	3	51	0100011	33	S	83
DC4	20	0010100	14	4	52	0100100	34	T	84
NAK	21	0010101	15	5	53	0100101	35	U	85
SYN	22	0010110	16	6	54	0100110	36	V	86
ETB	23	0010111	17	7	55	0100111	37	W	87
CAN	24	0011000	18	8	56	0111000	38	X	88
EM	25	0011001	19	9	57	0111001	39	Y	89
SUB	26	0011010	1A	:	58	0111010	3A	Z	90
ESC	27	0011011	1B	,	59	0111011	3B	\	91
FS	28	0011100	1C	<	60	0111100	3C	\	92
GS	29	0011101	1D	=	61	0111101	3D]	93
RS	30	0011110	1E	>	62	0111110	3E	^	94
US	31	0011111	1F	?	63	0111111	3F	~	95

FINAL EXAMINATIONSEMESTER/SESSION: SEM II/2013/2014
COURSE NAME : DIGITAL ELECTRONICSPROGRAMME : 1 DAE
COURSE CODE: DAE21203**FIGURE Q2(c)****FIGURE Q2(c)(ii)**

FINAL EXAMINATION

SEMESTER/SESSION: SEM II/2013/2014
 COURSE NAME : DIGITAL ELECTRONICS


PROGRAMME : 1 DAE
 COURSE CODE: DAE21203

**FIGURE Q5(b)****FIGURE Q5(c)**

FINAL EXAMINATION

SEMESTER/SESSION: SEM II/2013/2014
 COURSE NAME : DIGITAL ELECTRONICS

PROGRAMME : 1 DAE
 COURSE CODE: DAE21203

**FIGURE Q6(c)**