

**CONFIDENTIAL**



**UNIVERSITI TUN HUSSEIN ONN MALAYSIA**

**FINAL EXAMINATION  
SEMESTER II  
SESSION 2013/2014**

COURSE NAME : DIGITAL ELECTRONICS  
COURSE CODE : DAE 21203  
PROGRAMME : 1 DAE  
EXAMINATION DATE : JUNE 2014  
DURATION : 2 ½ HOURS  
INSTRUCTION : ANSWER **FOUR (4)** QUESTIONS  
ONLY

THIS QUESTION PAPER CONSISTS OF **TEN (10)** PAGES

**CONFIDENTIAL**

- Q1**
- (a) Analog signals are real world signals. Describe THREE (3) steps taken when processing analog signals using digital techniques. (3 marks)
- (b) Figure Q1(b) shows two logic functions used in digital systems.  
 (i) Name the logic functions  
 (ii) Describe each of the function. (6 marks)
- (c) Figure Q1(c) shows a non-ideal periodic pulses displayed on an oscilloscope. The vertical scale of the oscilloscope is 1V/div and its horizontal scale is 1  $\mu$ s/div. Determine the following parameters:  
 (i) amplitude  
 (ii) pulse width  
 (iii) frequency (6 marks)
- (d) The following is a string of ASCII characters whose bit pattern have been converted into hexadecimal for compactness:  
 4A 20 3D 20 B3 38 2F F8  
 Of the 8 bits in each pair of digits, the leftmost is a parity bit. The remaining bits are the ASCII code. Convert to bit form and decode the ASCII. The ASCII table is given in Table Q1(d). (7 marks)
- (e) Convert DAE<sub>hex</sub> to base 2, 8 and 10 number system. (3 marks)
- Q2**
- (a) State the importance of Boolean Theorem in digital systems and write four (4) examples of Boolean algebra rules. (4 marks)
- (b) Prove the following identity using  
 (i) Boolean Algebra  
 (ii) Truth table  

$$(A + B)(\overline{A} + AB) = B$$
 (6 marks)
- (c) The logic circuit in Figure Q2(c) has inputs A, B, C.  
 (i) Write the expression for the outputs X, Y and F.  
 (ii) Build a truth table for the logic circuit.  
 (iii) Sketch the timing diagram for waveforms at X, Y and F if the inputs A, B and C are as shown in Figure Q2(c)(ii). (15 marks)

- Q3** (a) (i) Write the two (2) equations for DeMorgan's theorem.  
 (ii) Draw the basic gates used to illustrate the equations in part (a)(i) and label all inputs and outputs.

(6 marks)

- (b) For the following function,

$$F(W, X, Y, Z) = \sum (0,5,7,8,10,13,14,15) + d(2,3,4)$$

- (i) Simplify using K-map and obtain a minimum SOP expression for F.  
 (ii) Implement the simplified expression using logic gates and label all inputs and outputs.

(7 marks)

- (c) Design a combinational logic circuit which has one output Z and a 4-bit inputs (A,B,C,D) representing binary numbers. Output, Z should be HIGH ('1') if the input is at least 5 but not greater than 11.

- (i) Obtain the truth table of this circuit.

(4 marks)

- (ii) Write the minterm as well as the maxterm expressions for output Z.

(2 marks)

- (iii) Simplify the output function and implement using NAND gates only.

(6 marks)

- Q4** (a) Perform the following arithmetic operations. Check the answer with its decimal equivalent.

- (i)  $0010_2 + 1010_2 + 0111_2$   
 (ii)  $01100101_2 + 11010100_2$   
 (iii)  $+18_{10} - 25_{10}$  using 2's complement

(7 marks)

- (b) If a word length is 6 bits (including sign bit), what decimal number does  $100001_2$  represent in sign and magnitude in 2's complement.

(3 marks)

- (c) A full adder has three (3) inputs: A, B and  $C_{in}$  and two (2) outputs: SUM and  $C_{out}$ .
- Produce a truth table for the full adder.
  - Obtain the minimum Boolean expression for SUM by using Boolean algebra rules and Karnaugh map for  $C_{out}$ .
  - Draw the simplified circuit for the full adder.

(15 marks)

- Q5** (a) (i) With the aid of diagrams, briefly describe a 8 x 1 multiplexer.  
 (ii) Implement the following Boolean expression using a 8 x 1 multiplexer.

$$F = \overline{A}B + B\overline{C} + A\overline{B}C$$

(8 marks)

- (b) Use the 74138 IC in Figure Q5(b) to implement the following functions. Show all pin connections.

(i)  $W = \overline{A}\overline{B}C + C$

(ii)  $Y = AC + AB + \overline{A}\overline{B}C$

(10 marks)

- (c) The two inputs (A, B) of Figure Q5(c) are hexadecimal numbers  $8_{16}$  (A input) and  $D_{16}$  (B input). What is the output (SUM) in binary if *Adder / Subtractor* is held low? Show all steps and give a brief explanation.

(7 marks)

- Q6** (a) Draw the truth table of a half-adder circuit showing all inputs and outputs (SUM and carry ( $C_O$ )). Write the expression for both outputs.

(5 marks)

- (b) The following are the output expressions for a Full Adder circuit having inputs A, B and  $C_{in}$ . Illustrate how a full-adder can be implemented using 2 half-adders.

$$SUM = A \oplus B \oplus C_{in}$$

$$C_o = C_{in} \cdot (A \oplus B) + A \cdot B$$

(5 marks)

- (c) Figure Q6(c) show a BCD adder circuit.
- (i) What are the THREE basic parts of this adder?
  - (ii) Describe how the BCD adder circuit detects the need for a correction and executes it.
  - (iii) Write the expression for X.
  - (iv) Two numbers, A and B having values 7 and 6 respectively are feed into this BCD adder. Show the contents of  $A_3A_2A_1A_0$ ,  $B_3B_2B_1B_0$ ,  $S_3S_2S_1S_0$ ,  $\sum_3 \sum_2 \sum_1 \sum_0$  and the value of X. Verify that the contents of the BCD sum and value of X is correct.


(15 marks)

**- END OF QUESTION -**


**FINAL EXAMINATION**

SEMESTER/SESSION: SEM II/2013/2014  
 COURSE NAME : DIGITAL ELECTRONICS

PROGRAMME : 1 DAE  
 COURSE CODE: DAE21203



**FIGURE Q1(b)**



**FIGURE Q1(c)**

**FINAL EXAMINATION**

SEMESTER/SESSION: SEM II/2013/2014  
 COURSE NAME : DIGITAL ELECTRONICS

PROGRAMME : 1 DAE  
 COURSE CODE: DAE21203


**Table 01(d)**

CONTROL CHARACTERS				GRAPHIC SYMBOLS			
NAME	DEC	BINARY	HEX	SYMBOL	DEC	BINARY	HEX
NUL	0	00000000	00	space	32	01000000	20
SOH	1	00000001	01	!	33	01000001	21
STX	2	00000010	02	"	34	01000010	22
ETX	3	00000011	03	#	35	01000011	23
EOT	4	00001000	04	\$	36	01001000	24
ENQ	5	00001001	05	%	37	01001001	25
ACK	6	00001010	06	&	38	01001010	26
BEL	7	00001011	07	'	39	01001011	27
BS	8	00010000	08	(	40	01010000	28
HT	9	00010001	09	)	41	01010001	29
LF	10	00010010	0A	*	42	01010010	2A
VT	11	00010011	0B	+	43	01010011	2B
FF	12	00011000	0C	,	44	01011000	2C
CR	13	00011001	0D	-	45	01011001	2D
SO	14	00011010	0E	.	46	01011010	2E
SI	15	00011011	0F	/	47	01011011	2F
DLE	16	00100000	10	0	48	01100000	30
DC1	17	00100001	11	1	49	01100001	31
DC2	18	00100010	12	2	50	01100010	32
DC3	19	00100011	13	3	51	01100011	33
DC4	20	00101000	14	4	52	01101000	34
NAK	21	00101001	15	5	53	01101001	35
SYN	22	00101010	16	6	54	01101010	36
ETB	23	00101011	17	7	55	01101011	37
CAN	24	00110000	18	8	56	01110000	38
EM	25	00110001	19	9	57	01110001	39
SUB	26	00110010	1A	:	58	01110010	3A
ESC	27	00110011	1B	;	59	01110011	3B
FS	28	00111000	1C	<	60	01111000	3C
GS	29	00111001	1D	=	61	01111001	3D
RS	30	00111010	1E	>	62	01111010	3E
US	31	00111011	1F	?	63	01111011	3F
				@	64	10000000	40
				A	65	10000001	41
				B	66	10000010	42
				C	67	10000011	43
				D	68	10001000	44
				E	69	10001001	45
				F	70	10001010	46
				G	71	10001011	47
				H	72	10010000	48
				I	73	10010001	49
				J	74	10010010	4A
				K	75	10010011	4B
				L	76	10011000	4C
				M	77	10011001	4D
				N	78	10011010	4E
				O	79	10011011	4F
				P	80	10100000	50
				Q	81	10100001	51
				R	82	10100010	52
				S	83	10100011	53
				T	84	10101000	54
				U	85	10101001	55
				V	86	10101010	56
				W	87	10101011	57
				X	88	10110000	58
				Y	89	10110001	59
				Z	90	10110010	5A
				[	91	10110011	5B
				\	92	10111000	5C
				]	93	10111001	5D
				^	94	10111010	5E
				_	95	10111011	5F
				Del	127	11111111	7F


**FINAL EXAMINATION**

SEMESTER/SESSION: SEM II/2013/2014  
 COURSE NAME : DIGITAL ELECTRONICS

PROGRAMME : 1 DAE  
 COURSE CODE: DAE21203



**FIGURE Q2(c)**




**FIGURE Q2(c)(ii)**




**FINAL EXAMINATION**

SEMESTER/SESSION: SEM II/2013/2014  
 COURSE NAME : DIGITAL ELECTRONICS

PROGRAMME : 1 DAE  
 COURSE CODE: DAE21203



**FIGURE Q5(b)**




**FIGURE Q5(c)**

**FINAL EXAMINATION**

SEMESTER/SESSION: SEM II/2013/2014  
 COURSE NAME : DIGITAL ELECTRONICS

PROGRAMME : 1 DAE  
 COURSE CODE: DAE21203



**FIGURE Q6(c)**