

CONFIDENTIAL



UNIVERSITI TUN HUSSEIN ONN MALAYSIA

**FINAL EXAMINATION
SEMESTER II
SESSION 2014/2015**

COURSE NAME : DIGITAL ELECTRONICS
COURSE CODE : DAE 21203
PROGRAMME : 2 DAE
EXAMINATION DATE : JUNE 2015 / JULY 2015
DURATION : 2 ½ HOURS
INSTRUCTION : ANSWER **FOUR (4)** QUESTIONS ONLY

THIS QUESTION PAPER CONSISTS OF **NINE (9)** PAGES

CONFIDENTIAL

- Q1**
- (a) List **four (4)** advantages and **one (1)** drawback of digital techniques. (4 marks)
 - (b) **Figure Q1(b)** shows two logic functions used in digital systems. Name and describe each of the function. (6 marks)
 - (c) **Figure Q1(c)** shows periodic pulses displayed on an oscilloscope. The vertical scale of the oscilloscope is 5V/div and its horizontal scale is 1 ms/div. Determine the following parameters:
 - (i) amplitude
 - (ii) frequency
 - (iii) pulse width
 - (iv) duty cycle. (6 marks)
 - (d) An automobile parts shop uses a computer to store all of its parts numbers in 7-bit ASCII code with an even parity bit. List the binary contents of the memory that stores the part JR2-5. The ASCII table is given in **Table Q1(d)**. (5 marks)
 - (e) Convert D1A_{hex} to base 2, 8 and 10 number system. (4 marks)

- Q2**
- (a) For the circuit in **Figure Q2(a)**,
 - (i) Write the Boolean Expression for outputs X, Y and Z.
 - (ii) Obtain the truth table showing all inputs and outputs. (7 marks)
 - (b) Waveforms A, B and C of **Figure Q2(b)** are applied to a logic circuit. The output waveform, F is as shown in **Figure Q2(b)**.
 - (i) Obtain the truth table.
 - (ii) Write the logic expression for F.
 - (iii) Draw the logic circuit for function F. (8 marks)
 - (c)
 - (i) Simplify the following Boolean expression using Boolean algebra And verify the result using a Karnaugh map.
 - (ii) Implement the simplified expression using NAND gates only.

$$Z = \overline{B}C + A\overline{B} + A\overline{B}C + ABC$$
 (10 marks)

Q3. (a) For the following function:

$$f(A, B, C, D) = \sum m(1, 3, 5, 7, 12, 13, 14) + d(6, 8, 10)$$

- (i) Simplify using a Karnaugh map.
 - (ii) Obtain the minimum sum of product (SOP) expression
 - (iii) Implement the simplified expression using basic logic gates.
- (9 marks)

(b) Design a comparator circuit to compare two 2-bit numbers (A1, A0 and B1, B0). The circuit will have two output signals, GE and LT. GE will be HIGH to indicate that the 2-bit A value is equal to or greater than the 2-bit B value. LT will be HIGH if A<B.

- (i) Obtain the truth table of the circuit. (5 marks)
- (ii) Simplify the output function for GE and LT. (5 marks)
- (iii) Draw the simplified logic diagram of this circuit using NAND gates only. (6 marks)

Q4 (a) Perform the following arithmetic operations. Show all steps and check the answer with its decimal equivalent.

- (i) unsigned numbers 1101011_2 divide by 8_{10} .
 - (ii) $35 - 52$ using 2's complement.
 - (iii) $B3_{\text{hex}} - 6A_{\text{hex}}$ using 2's complement.
 - (iv) $(38)_{\text{BCD}} + (96)_{\text{BCD}}$.
- (10 marks)

(b) Show that a full adder can be implemented using two half adders by doing the following:

- (i) Produce a truth table for the full adder
 - (ii) Write the output expression for Sum and Carry
 - (iii) Use Boolean algebra theorem to simplify the output expression for Sum and Carry.
 - (iv) Draw and label all inputs and outputs of the logic circuit for the full adder.
- (15 marks)

- Q5.** (a) A chemical process is activated only if at least 2 out of 3 keys are inserted. Assuming that an inserted key produces logic 1, do the following:
- (i) Obtain the truth table of the circuit.
 - (ii) Simplify the output function and implement with basic logic gates.
 - (iii) Implement the circuit using a 3 x 8 decoder having Active Low output.
 - (iv) Implement the circuit using an 8 x 1 multiplexer.
- (15 marks)
- (b) **Figure Q5(b)** shows the three basic parts in a BCD adder circuit, that is the first adder to do the addition, second adder to do the correction for invalid BCD numbers and a correction logic circuit with output X to give a logic “1” whenever correction is needed. Design the correction circuit using basic logic gates.
- (10 marks)
- Q6.** (a) With the aid of diagrams, explain the function of the following devices:
- (i) A decoder
 - (ii) An encoder
 - (iii) A multiplexer
- (9 marks)
- (b) Given the following function: $F = \overline{X}Y + \overline{Y}Z + XY\overline{Z}$
- (i) Represent F in sum of minterms. (Hint: use K-maps or truth table).
(4 marks)
 - (ii) Implement F using the 3 x 8 decoder shown in **Figure Q6(b)(ii)**.
(4 marks)
 - (iii) Implement F using a 8 x 1 multiplexer.
(3 marks)
- (c) The two inputs (A, B) of **Figure Q6(c)** are hexadecimal numbers 9_{16} (A input) and E_{16} (B input). What is the output (SUM) in binary if Adder / Subtractor is low. Show all steps and give a brief explanation.
(5 marks)

- END OF QUESTIONS -

FINAL EXAMINATION

SEMESTER/SESSION: SEM II/2014/2015
COURSE NAME : DIGITAL ELECTRONICS

PROGRAMME : 2DAE
COURSE CODE: DAE 21203




FIGURE Q1(b)




FIGURE Q1(c)

FINAL EXAMINATION

SEMESTER/SESSION: SEM II/2014/2015
 COURSE NAME : DIGITAL ELECTRONICS

PROGRAMME : 2DAE
 COURSE CODE: DAE 21203

Table Q1(d)

CONTROL CHARACTERS				GRAPHIC SYMBOLS			
NAME	DEC	BINARY	HEX	SYMBOL	DEC	BINARY	HEX
NUL	0	00000000	00	space	32	01000000	20
SOH	1	00000001	01	!	33	01000001	21
STX	2	00000010	02	"	34	01000010	22
ETX	3	00000011	03	#	35	01000011	23
EOT	4	00000100	04	\$	36	01000100	24
ENQ	5	00000101	05	%	37	01000101	25
ACK	6	00000110	06	&	38	01000110	26
BEL	7	00000111	07	'	39	01000111	27
BS	8	00010000	08	(40	01010000	28
HT	9	00010001	09)	41	01010001	29
LF	10	00010010	0A	*	42	01010010	2A
VT	11	00010011	0B	+	43	01010011	2B
FF	12	00010100	0C	,	44	01010100	2C
CR	13	00010101	0D	-	45	01010101	2D
SO	14	00010110	0E	.	46	01010110	2E
SI	15	00010111	0F	/	47	01010111	2F
DLE	16	00100000	10	0	48	01100000	30
DC1	17	00100001	11	1	49	01100001	31
DC2	18	00100010	12	2	50	01100010	32
DC3	19	00100011	13	3	51	01100011	33
DC4	20	00100100	14	4	52	01100100	34
NAK	21	00100101	15	5	53	01100101	35
SYN	22	00100110	16	6	54	01100110	36
ETB	23	00100111	17	7	55	01100111	37
CAN	24	00110000	18	8	56	01110000	38
EM	25	00110001	19	9	57	01110001	39
SUB	26	00110010	1A	:	58	01110010	3A
ESC	27	00110011	1B	;	59	01110011	3B
FS	28	00110100	1C	<	60	01110100	3C
GS	29	00110101	1D	=	61	01110101	3D
RS	30	00110110	1E	>	62	01110110	3E
US	31	00110111	1F	?	63	01110111	3F
				@	64	10000000	40
				A	65	10000001	41
				B	66	10000010	42
				C	67	10000011	43
				D	68	10000100	44
				E	69	10000101	45
				F	70	10000110	46
				G	71	10000111	47
				H	72	10010000	48
				I	73	10010001	49
				J	74	10010010	4A
				K	75	10010011	4B
				L	76	10010100	4C
				M	77	10010101	4D
				N	78	10010110	4E
				O	79	10010111	4F
				P	80	10100000	50
				Q	81	10100001	51
				R	82	10100010	52
				S	83	10100011	53
				T	84	10100100	54
				U	85	10100101	55
				V	86	10100110	56
				W	87	10100111	57
				X	88	10110000	58
				Y	89	10110001	59
				Z	90	10110010	5A
				[91	10110011	5B
				\	92	10110100	5C
]	93	10110101	5D
				^	94	10110110	5E
				_	95	10110111	5F
				Del	127	11111111	7F

FINAL EXAMINATION

SEMESTER/SESSION: SEM II/2014/2015
COURSE NAME : DIGITAL ELECTRONICS

PROGRAMME : 2DAE
COURSE CODE: DAE 21203




FIGURE Q2(a)




FIGURE Q2(b)

FINAL EXAMINATION

SEMESTER/SESSION: SEM II/2014/2015
 COURSE NAME : DIGITAL ELECTRONICS

PROGRAMME : 2DAE
 COURSE CODE: DAE 21203




FIGURE 05(b)




FIGURE 06(b)(ii)

FINAL EXAMINATION

SEMESTER/SESSION: SEM II/2014/2015
COURSE NAME : DIGITAL ELECTRONICS

PROGRAMME : 2DAE
COURSE CODE: DAE 21203




FIGURE 06(c)