

## UNIVERSITI TUN HUSSEIN ONN MALAYSIA

## FINAL EXAMINATION SEMESTER II SESSION 2023/2024

**COURSE NAME** 

: DIGITAL ELECTRONICS

COURSE CODE

: DAE 21203

PROGRAMME CODE

: DAE

EXAMINATION DATE

: JULY 2024

**DURATION** 

: 2 HOURS 30 MINUTES

INSTRUCTION

: 1. ANSWER ALL QUESTIONS

2. THIS FINAL EXAMINATION IS

CONDUCTED VIA

☐ Open book

3. STUDENTS ARE **PROHIBITED** TO CONSULT THEIR OWN MATERIAL OR ANY EXTERNAL RESOURCES DURING THE EXAMINATION CONDUCTED VIA CLOSED BOOK

THIS QUESTION PAPER CONSISTS OF EIGHTEEN (18) PAGES

CONFIDENTIAL



## PART A: ANSWER ALL QUESTIONS IN THE OMR FORM (40 MARKS)

Q1 According to De Morgan theorems, the following equality(s) is (are) correct

A.  $\overline{PQ} = \overline{P} + \overline{Q}$ 

C.  $\overline{XYZ} = \overline{X} + \overline{Y} + \overline{Z}$ 

B.  $\overline{A+B+C} = \overline{A} \, \overline{B} \, \overline{C}$ 

D. All of these

Q2 The two digits hexadecimal number which has largest value is \_\_\_ which corresponds to

A. FE, 255 decimal

C. FF, 255 decimal

B. FF, 254 decimal

D. EF, 245 decimal

Q3 Which one of the following logical operations is performed by the digital circuit shown in Figure Q3?




Figure Q3

A. NOR

C. NAND

B. XOR

D. OR

Q4 The most suitable gate to check whether the parity number of 1s in a digital word is even or odd is

A. XOR

C. NAND

B. NOR

D. AND, OR and NOT

Q5 The truth table of a circuit is shown in Figure Q5. The expression for  $\bar{X}$  is equal to

A	В	C	X
0	0	0	1
0	0	l	0
0	1	0	1
0	1	I	1
1	0	0	1
1	0	1	0

Figure Q5

A.  $AB + \bar{B}C + B\bar{C}$ 

C.  $\bar{B}C + AB\bar{C}$ 

B.  $\bar{B}C$ 

D.  $AB\bar{C}$ 

In the circuit of Figure Q6, the output Z is Q6




Figure Q6

- A. AB + (C + D)E
- AB + CD + E

- C. AB(C+D)E
- AB + CDE

The switching circuit in the Figure Q7 can be expressed in binary logic notation as Q7




Figure Q7

- A. L = (A + B) (C + D)E
- L = AB + CD + E

- L = E + (A + B) (C + D)
- L = (AB + CD)E

Q8 What is the hold condition of a flip-flop?

- both S and R inputs activated
- C. only S is active
- B. no active S or R input
- D. only R is active

Q9 How can parallel data be taken out of a shift register simultaneously?

- Use the Q output of the first FF.
- C. Tie all the Q outputs together.
- Use the Q output of the last FF.
- D. Use the Q output of each FF.


In what type of shift register do we have access to only the leftmost and rightmost flip-Q10 flops?

- A. Serial-in serial-out shift register
- C. Parallel-in parallel-out shift register
- Parallel-in serial-out shift
- D. Serial-in parallel-out shift register


register

Q11 Which of the following shows the connection for MOD-6 counter using a decade counter?


A.




C.



B.



D.



Q12 What is the difference between a LATCH and a FLIP-FLOP?

- A. Latch is a level sensitive device while flip-flop is an edge sensitive device.
- B. Latches take less gates (also less power) to implement than flip-flops.
- C. Latch is sensitive to glitches on enable pin, whereas flip-flop is immune to glitches.
- D. All above

Q13 To expand a 4-bit parallel adder to an 8-bit parallel adder you must

- A. use 4-bit adders with no connections.
- B. use eight 4-bit adders with no interconnections.
- C. use two 4-bit adders and connect to the sum outputs of one to the bit output of the other.
- D. use two 4-bit adders with the carry output of one connected to the carry input of the other.

Parallel Colored Carlo



Which of the following input and output value are **incorrect** for the 4-bit parallel binary adder/subtractor circuit in **Figure Q14**?





Figure Q14

	[A]	[B]	Adder/Subtractor	Cout	[Σ]
١.	1101	0110	0	1	0011
3.	1001	1000	0	1	0001
2.	1111	1011	1	1	0100
).	0101	1000	1	0	1011

- Q15 Data selectors are basically the same as
  - A. decoders
  - B. demultiplexers

- C. multiplexers
- D. encoders
- Q16 What is the device shown in Figure Q16?



- A. Comparator
- B. Multiplexer

- C. Inverter
- D. Demultiplexer

5

CONFIDENTIAL

TERBUKA

- Q17 In 1-to-8 demultiplexer, how many select lines are required?
  - A. 2

C. 4

B. 3

- D. 5
- Q18 If a 74LS85 magnitude comparator has A = 1011 and B = 1001 on the inputs, the outputs are:
  - A. A>B=0, A<B=1, A=B=0
- C. A>B=1, A<B=0, A=B=0
- B. A>B=1, A<B=1, A=B=0
- D. A>B=0, A<B=0, A=B=1
- Q19 The full adder shown by Figure Q19 is tested under all input conditions with the input waveforms shown. From your observation of the SUM and C<sub>OUT</sub> waveforms, is it operating properly, and if not, what is the most likely fault?





Figure Q19


- A. Yes, the output SUM and C<sub>OUT</sub> are correct.
- B. No, the input B is accidentally connected to  $V_{CC}$ .
- C. No, the input  $C_{IN}$  is accidentally connected to  $V_{CC}$ .
- D. No, the input A is accidentally connected to  $V_{\rm CC}$ .
- Q20 Table shown is a truth table for a 4-to-2 line priority encoder. Which of the inputs and outputs combination is **correct**?

	Inputs					Outputs	
	En	D0	D1	D2	D3	A1	A0
A.	0	0	0	0	1	Х	X
B.	1	1	0	0	1	0	0
C.	1	0	1	0	1	0	1
D.	1	0	0	1	1	1	1

Q21 The following data input has been applied to the multiplexer shown in Figure Q21(a):  $D_0=0$ ,  $D_1=1$ ,  $D_2=1$ , and  $D_3=0$ . The data-select inputs to the multiplexer are sequenced as shown by the waveforms in Figure Q21(b), determine the output waveform.



Q22 What does the combinational logic circuit in Figure Q22 represent?



A. 3-to-8 decoder

- C. 3-to-8 encoder
- B. BCD-to-7 segment decoder
- D. 8-to-3 encoder



Q23	Reg	arding a D latch,				
	Α.	the Q output follows the D input when EN is LOW	C.	the Q output follows the D input		
	B.	AND THE PROPERTY OF THE PROPER	D.	when EN is HIGH the Q output is HIGH regardless of		
		input when EN is LOW	ъ.	EN's input state		
Q24	A _	is a combinational cir	cuit e	lement that selects data from one of		
	A.	y inputs and directs it to a single output encoder		1.1		
	В.	decoder	C. D.	STREET, AS AND A VICE OF THE CONTROL OF THE AND A VICE OF THE AND		
	ъ.	decoder	D.	demultiplexer		
Q25	A Jk puls	K flip-flop is presently in the SET state e. What is the input J and K?	and n	nust remain SET on the next clock		
		J must be 1 and K must be 1	C.	J must be 0 and K must be 0		
	В.	J must be 1 and K must be 0	D.	Answer (B) and (C)		
Q26	need	nchronous counters are also known as red to build MOD-32 counters?				
	A.		C.			
	B.	3	D.	7		
<b>Q27</b>	In 1-	to-4 multiplexer, if $S1 = 1$ and $S2 = 1$ ,	then t	he output will be		
	A.	ZO	C.	Z2		
	B.	<i>Z1</i>	D.	<i>Z3</i>		
Q28	Whic	ch of the following quantities is a digit	al qua	ntity?		
	A.	Altitude of an aircraft	C.	Pressure in a bicycle		
	B.	Current through a resistor	D.	The amount of time before the		
				buzzer goes off		
Q29	Proce	edures for the design of combinational	circui	ts are:		
	I.	draw a block diagram.		•		
	II. Draw the truth table such that it completely describes the operation of the circuit for different combinations of inputs.					
	III. Simplify the switching expression(s) for the output(s).					
	IV. Implement the simplified expression using logic gates.					
	V. Write down the switching expression(s) for the output(s).					
	٨					
	A. B.	II, III, IV, V, I	C.	I, II, V, III, IV		
	D.	I, IV, V, II, III	D.	I, II, III, IV, V		

Q30 The binary representation of BCD code 00101001<sub>BCD</sub> is

A. 0011101<sub>2</sub>

C. 1101001<sub>2</sub>

B. 0110101<sub>2</sub>

D. 0101011<sub>2</sub>

Q31 1's complement of 1011101 is

A. 0101110

C. 0100010

B. 1001101

D. 1100101

Q32 Determine the value of 101111100<sub>2</sub> if it is expressed in 2's complement form.

A. - 68<sub>10</sub>

C. - 60<sub>10</sub>

B. - 67<sub>10</sub>

D. - 66<sub>10</sub>

Q33 On a positive edge-triggered S-R flip-flop, the outputs reflect the input condition when

- A. the clock pulse is LOW
- C. the clock pulse transitions from LOW to HIGH
- B. the clock pulse is HIGH
- D. the clock pulse transitions from HIGH to LOW

Q34 An invalid condition in the operation of an active-HIGH input S-R latch occurs when

- A. HIGHs are applied simultaneously to both inputs S and R
- C. a LOW is applied to the S input while a HIGH is applied to the R input
- B. LOWs are applied simultaneously to both inputs S and R
- D. a HIGH is applied to the S input while a LOW is applied to the R input

Q35 Consider the given circuit diagram in Figure Q35 of switching of light from two different switches. The input conditions needed to turn on LED is




Figure Q35

- A. A = B = 1
- B. A = 1; B = 0

- C. A = B = 0
- D. Both (A) and (B)

A CONTROL OF THE STATE OF THE S



Q36 The elevator door should open if the elevator is stopped, it is at the same level with the floor, and the timer has not expired, or if the elevator is stopped, it is at the same level with the floor, and a button is pressed.

If D = Elevator door opens; S = Elevator is stopped; F = Same level with the floor; T = Timer expired; B = Button pressed.

Which of the following Boolean expression represents the above condition?

A. 
$$D = SF\overline{T} + SFB$$

C. 
$$D = SF\overline{T}B$$

B. 
$$D = SF + \bar{T}B$$

D. 
$$D = (S + F) \overline{T}B$$

- Q37 A copy machine generates of a stop sign S, to stop the machine operation and energize and indicates light if according to either of the following conditions exists:
  - (1) There is no paper in the paper feeder tray.
  - (2) The two micro-switches in the paper path are activated, indicating a jam in the paper path.

The presence of paper in the feeder tray is indicated by a high at logic signal P as shown in **Figure Q37**. Which of the following represents the correct logic circuit to get HIGH output at S?






Figure Q37












D.



Q38 The bit sequence 0010 is serially entered (right-most bit first) into a 4-bit parallel out shift register that is initially cleared. What are the Q outputs after two clock pulses?

A. 0000

C. 1000

B. 0010

D. 1111

Q39 In a natural food restaurant, fruit is offered for dessert but only in certain combinations. One choice is either orange or apple or both. Another choice is either mango and apple or neither. A third choice is orange, but if you choose orange, then you must also take banana. If the fruits are represented by their first alphabet of the name, then the logical expression that specifies the fruit available for desert in the simplified form is

A. A+B

C. M+O

B. A + O

D. M+B

Q40 Consider the statements below.

1. If the output waveform from an OR gate is the same as the waveform at one of its inputs, the other input is being held permanently LOW.

2. If the output waveform from an OR gate is always HIGH, one of its inputs is being held permanently HIGH.

The statement, which is always true, is;

A. Both 1 and 2

C. 2

B. Only 1

D. None of the above

11

ANICHTED.

## PART B: ANSWER ALL QUESTIONS IN THE QUESTION BOOKLET (60 MARKS)


- Mr R. Jerry has invested a huge amount of money in the stock market and does not trust just anyone to give him buying and selling information. Before he buys a certain stock, he must get input from three sources. His first source is Pain Webster, a famous stockbroker. His second source is Megan Cash, a self-made millionaire in the stock market, and his third source is Madame LaZora, a world-famous psychic. After several months of receiving advice from all three, he has come to the following conclusions:
  - Buy if Pain and Megan both say 'yes' and the psychic says 'no'.
  - Buy if the psychic says 'yes'.
  - Do not buy otherwise.
  - (a) Produce a truth table and find the minimized Boolean function to implement the logic telling Mr R. Jerry when to buy stocks.

1	ANS WER:	
		305,903

(6 marks)

ANSWER:	(4 marks)
(c) Implement the circuit obtainminimal number of gates.	ned in Q1(b) using two inputs NAND gate only with
ANGWED	(4 marks)
ANSWER:	


**Q2 Figure Q2.1** shows a shaft encoder disc system with a fixed pattern that measures the angle rotation in rotating machine. The encoder rotates in the anti-clockwise direction. Three light sources are used to shine light through each of three concentric rings on the encoder and are detected by the three photo detectors on the other side of the encoder disc. The most inner ring encodes the least significant bit (LSB) of the angle. In this way, one revolution is divided into 8 separate segments where segment 0 is from 0° to 45°, segment 1 is from 45° to 90°, and so on up to and including segment 7. Light cannot penetrate through the shaded region of the disc. Each photo detector produces logic '1' if light is detected and a logic '0' if otherwise. Produce the truth table showing the segment and the corresponding signals G2, G1 and G0.



ANSWER:

Q3 (a) Circuit in **Figure Q3(a)(i)** has three inputs (A, B and C) and one output (Z). Produce the truth table. Refer to **Figure Q3(a)(ii)** for pin assignment.


(7 marks)




ANSWER:		

(b) Based on truth table you obtained in Q3(a), implement the circuit using multiplexer in Figure Q3(b)(i). Show all connections. Refer to Figure Q3(b)(ii) for pin assignment.

(7 marks)






Q4 (a) Given J, K,  $\overline{PRESET}$ ,  $\overline{CLEAR}$  and NGT-Clk input waveforms for a JK flip-flop as shown in **Figure Q4(a)**, sketch for output  $\overline{Q}$ .

(6 marks)

16

CONFIDENTIAL



(b) Design an asynchronous down counter using JK flip-flop counting from 111<sub>2</sub> to 010<sub>2</sub> and label the circuit completely.

ANSWER:	(7 marks)
AND WEIK.	

ANSWER:

(c) Obtain the Boolean expression of a synchronous counter using JK flip-flop to count sequence of 11<sub>2</sub>→01<sub>2</sub>→10<sub>2</sub>→00<sub>2</sub> and repeat. The JK excitation table is shown in **Table Q4(c)**. Show all steps and the design should include the following:

Table Q4(c): JK FF's Excitation Table

Q(t)	Q(t+1)	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

(i) State diagram and excitation table.

	(ii)	K-maps to generate simplified expressions.	(5 moules)
ANSWER:			(5 marks)
		- END OF QUESTIONS –	

18

CONFIDENTIAL

(6 marks)

