

# UNIVERSITI TUN HUSSEIN ONN MALAYSIA

## PEPERIKSAAN AKHIR SEMESTER II SESI 2008/09

NAMA MATA PELAJARAN : ELEKTRONIK DIGIT

KOD MATA PELAJARAN : BEE 2233

KURSUS

: 2 BEE

TARIKH PEPERIKSAAN : APRIL 2009

JANGKA MASA

: 2 JAM 30 MINIT

ARAHAN

: JAWAB EMPAT (4) SOALAN SAHAJA

DARIPADA ENAM (6) SOALAN.

KERTAS SOALAN INI MENGANDUNGI 9 MUKA SURAT

#### BEE2233

#### SOALAN DALAM BAHASA INGGERIS

#### (a) Simplify the function 01

$$F = \overline{a} \cdot \overline{b} \cdot \overline{c} \cdot \overline{d} + \overline{a} \cdot b \cdot \overline{c} \cdot d + a \cdot \overline{b} \cdot \overline{c} - a \cdot \overline{b} \cdot \overline{d}$$

With don't care states  $\vec{a} \cdot \vec{b} \cdot \vec{c} \cdot \vec{d}$  and  $\vec{a} \cdot \vec{b} \cdot \vec{c} \cdot \vec{d}$  to give expression in the following form:

sum of products; (i)

(5 marks)

standard sum of product. (ii)

(5 marks)

- (b) An assembly line has 3 active-HIGH failsafe sensors and 1 emergency shutdown active-LOW switch. The line should keep moving unless any of the following conditions arise:
  - If the emergency switch is pressed.
  - If sensor 1 and sensor 2 are activated at the same time.
  - If sensor 2 and sensor 3 are activated at the same time.
  - If all three sensors are activated at the same time.

To stop the assembly line, signal HIGH must be generated at the output, Z.

Derive the truth table for this system. (i)

(10 marks)

Obtain the simplest Boolean expression for Z. (ii)

(5 marks)

How do don't care arise in practice and how may they be exploited? Are there any pitfalls in 02 (a) using them? Illustrate your answer with example. (5 marks)

(b) Design a 2-bit multiplier for unsigned integers which takes input  $x_1 x_0$  representing the unsigned integer X,  $y_1$   $y_0$  representing the unsigned integer Y, and produces the output  $Z_3Z_2Z_1Z_0$  representing the unsigned integer Z. Start from truth table and obtain the simplest Boolean expression using Karnaugh map technique. Finally, draw the circuit.

(13 marks)

(c) Figure Q2(c) shows logic symbol of two 2-bit binary multiplier and a 4-bit parallel binary adder. Illustrate how the 2-bit multiplier can be be cascaded (with adders) to implement a four-bit multiplier? (7 marks)

#### BEE2233

Q3	(a)	Illustrate and prove how two half adder can be combined to form a full adder?	(8 marks)
----	-----	---	-----------

(b) Explain with example, what is an 'overflow' condition in a signed arithmetic operation.

(5 marks)

- (c) Assume that the binary adder / subtractor shown in the figure Q3(c) is to handle signed binary numbers in which x<sub>n-1</sub> and y<sub>n-1</sub> are the sign bits. Two methods can be used for the detection of an overflow condition, one based on the sign bits of the operands and the other based on the carry into and from the sign digit position during addition.
  - (i) Determine the additional logic needed if an overflow condition is to be detected based on the sign bits of the operands. (6 marks)
  - (ii) Determine the additional logic needed if an overflow condition is to be detected based on the carry into and from the sign digit position during addition.

    (6 marks)

Q4 (a) Simplify the function

$$F = (\ddot{a} + \ddot{b} + \ddot{c}) \cdot (b + d)$$
 (2 marks)

- (b) Implement with a 2-input logic gates the function in Q4(a) using only
  - (i) NOR gates (3 marks)
  - (ii) NAND gates (3 marks)
- (c) An electronic die may be constructed from seven LEDs laid out in the pattern shown in Figure Q4(c)(i). The LEDs are to be driven by binary input b2, b1 and b0.
  - (i) Build the truth table for this electronics die if its required to display number such as shown in figure Q4(c)(i) (10 marks)
  - (ii) Illustrate the implementation of this circuit using IC74138 logic symbol and additional logic gates. You may refer to Figure Q4(c)(ii) for the internal circuitary and logic symbol (7 marks)

State De Morgan's theorems. (a) 05

(2 marks)

- Describe the operation of the following MSI logic circuit (b)
  - Multiplexer (i)

(3 marks)

Encoder (ii)

(3 marks)

- Eight sensors each feed eight bits of information to a circuit which processes the information. It is decided that instead of using 64 signal lines, the data will be multiplexed onto eight data lines with three address lines used to indicate the sensor using the data lines. In fact, the sensors will be continually cycled through in order.
  - A three-bit counter is required to cycle through the values for the address lines. Design it using JK flip-flop. You may assume the availability of a clock signal. (i)

(6 marks)

An 8:1 multiplexer has eight data inputs, three control inputs and an output. The value of the control inputs determines the data input which is selected as the output. Design (ii) an 8:1 multiplexer.

(6 marks)

Show how these components would be used to build the required system. (iii)

(5 marks)

- A 4-bit shift register constructed from edge-triggered D-type flip flops is shown in Figure Q6(a). If, on successive rising edges of the clock signal CLK, the input takes on the values 1. Q6 (a) 0, 1, 0, 1, 1, 1, 0, what are the contents of the shift register after each edge of the clock? You may assume that the register contains all zeroes initially. (3 marks)
  - The shift register in Q6(a) is require to detect '1011' bit pattern from the serial data feed into the input pin. Design and illustrate how a combinational logic circuit can be added to (b) achieve this. This combinational logic circuit will produce an output HIGH (1) when the (7 marks) pattern is detected.

Figure Q6(c) shows a state transition diagram for an infinite state machine with control (c) input, Y. Design the circuit using JK flip-flop.

(15 marks)


SEMESTER/SESI MATA PELAJARAN : II/2008A09


FLEKTRONIK DIGIT

KURSUS

KOD MATA PELAJARAN BEF. 2233

2 BEE








FIGURE Q2(c)

SEMESTER/SESU MATA PELAJARAN : IJ/2008/09

ELEKTRONIK DIGIT

KOD MATA PELAJARAN : BEE 2233

: 2 BEE




FIGURE Q3(c)

Sum or difference

SEMESTER/SESI . II/2008/09 MATA PELAJARAN : ELEKTRONIK DIGIT

KURSUS : 2 BIE KOD MATA PELAJARAN : BEE 2233

Input (decimal)	Output (dice display)
impair (decimal)	000
2	
3	
4	
5	
6	


7

FIGURE Q4(c)(i)

SEMESTER/SEST MATA PELAJARAN : 11/2008/09

ELEKTRONIK DIGIT

KURSUS KOD MATA PELAJARAN 2 BEE BEE 2233






FIGURE Q4(c)(ii)

SEMESTER/SEST MATA PELAJARAN 11/2008/09

ELEKTRONIK DIGIT

KOD MATA PELAJARAN BEE 2233

, 2 BEE




FIGURE Q6(a)




FIGURE Q6(c)