

# UNIVERSITI TUN HUSSEIN ONN MALAYSIA

# FINAL EXAMINATION SEMESTER II SESSION 2011/2012

COURSE NAME : N

MICROPROCESSOR AND

MICROCONTROLLER

COURSE CODE

BEX 32003 / BEE 3233

**PROGRAMME** 

BEE

:

EXAMINATION DATE :

JUNE 2012

**DURATION** 

3 HOURS

INSTRUCTION

ANSWER ALL QUESTIONS IN

PART A AND ANY THREE (3)

QUESTIONS IN PART B

THIS PAPER CONSISTS OF SIXTEEN (16) PAGES

CONFIDENTIAL

#### **PART A**

Q1 (a) Stack is one of the basic features in all modern computers. List down and explain the features and functions of stack in PIC16F84A.

(4 marks)

(b) Employ a sequence of instructions that will cause the changes of value in the stack on PIC16F84A.

(3 marks)

- (c) Explain how conditional program jumps are implemented in the PIC MCU. (4 marks)
- (d) Draw a block diagram of the circuit with a keypad, 7-segment display (active high), PIC16F84A and a suitable decoder. The block diagram must have complete indicating of the main components and signals in the system.

  (9 marks)
- Q2 (a) Consider the following program segment written in Easy 68K assembly language:

INPUT DC.B %01010011 MOVE.B INPUT,D0 #7,D0 **BCLR** MOVE.B D0,D1 #0,D2 MOVEQ MOVEQ #0,D3 LSR.B #1,D1 LOOP ADDX.B D3,D2 TST.B D1 **LOOP** BNE.S #0,D2 **BTST** BEQ **CLEANUP BSET** #7,D0

(i) Determine value in D0, D1, D2 and D3 after instruction code BTST#0,D2.

(8 marks)

(ii) Identify the value in D0 after the above program is executed.

(2 marks)

#### BEX32003 / BEE3233

(b) Below is a program segment written in Easy 68K assembly language. Assume value in **D0** = \$ 0005 3F02 and **D1** = \$ FFFF 0110

ORG \$1000 ADD.L #DATA,D0 MOVE.W DATA,D1

ORG \$2000

DATA DC.B \$0A, \$EE, \$83, \$82 DC.B \$0A, \$EE, \$30, \$00

(i) Show the value in D0 after the instruction ADD.L #DATA,D0 is executed.

(2 marks)

(ii) Trace the value in D1 after the instruction MOVE.W DATA,D1 is executed.

(2 marks)

(c) Consider the following program segment:

MOVE.L #NUMBER,D0 DIVU #3,D0

(i) Determine the value of D0 after instruction executed if **NUMBER EQU \$50005533**.

(3 marks)

(ii) Identify the value of D0 after instruction executed if **NUMBER EQU \$00010000**.

(3 marks)

#### **PART B**

- Q3 (a) By referring ASCII table in **Figure Q3**, the ASCII code for the letters 'E' 'N' and 'D' are to be transmitted using asynchronous serial protocol at 9600 baud with eight data bits, no parity frame with one stop bit (logic high) and start bit (logic low).
  - (i) Determine the value of data transmission for letters "END".

(3 marks)

(ii) Calculate the duration of stop bit 'T' and the maximum character that can be send in one second if transmission speed is 9600 baud.

(2 marks)

(iii) Produce a waveform, which showing what you would see if an oscilloscope were monitoring during transmission process.

(6 marks)

(b) Below is a segment of code written in PIC16F84 assembly language:

movlw d'20' h'3F' movwf d'250' movlw LOOP1 LOOP2 addlw -1 btfss STATUS,Z LOOP2 goto h'3F',f decf STATUS,Z btfss LOOP1 goto sleep

(i) Explain what this routine does.

(3 marks)

(ii) Determine the execution time of the complete program segment, assuming a clock rate of 4 MHz.

(4 marks)

(iii) Modify the program so that the execution time is now approximately 0.1 second with a 4MHz clock.

(2 marks)

Q4 PIC16F84 based microcontroller is to be designed with eight LEDs and two switches to executes the following task:

If switch 1 (SW1) is closed, then all LEDs should blink ON/OFF with delay. If switch 2 (SW2) is closed, then LEDs should count up in binary format. If both switches are closed, then the priority is given to switch 1 (SW1). The program should check the switches continuously.

(a) Based on the given specification draw the diagram to show the switches and the LEDs should be connected.

(5 marks)

(b) Construct the system by using a flowchart.

(5 marks)

(c) Produce a complete program to implement the application based on your flowchart in **Q4(b)**. Your program must be as compact as possible.

(10 marks)

Q5 (a) Determine the values of the X, N, Z, V and C flags after each of the following instructions is executed independently. Assume the flags are all zero and the register contents are as shown immediately prior to executing each instruction.

register contents	memory contents:
(D0) = \$FFFFFFF	(\$10000.W) = \$1234
(D1) = \$00001000	(\$10010.W) = \$31D0
(A0) = \$00010010	(\$10020.W) = \$0D0A
(A1) = \$00010020	(\$10030.W) = \$1234
(A3) = \$00010030	

Instruction:	X	N	Z	V	C
CMP.B \$10000,D0					
CMPA.W D1,A0					
CMPI.W #\$1234,(A0)					
CMPM.B (A1)+,(A3)+					

(6 marks)

#### BEX32003 / BEE3233

(b) Design a partial address decoder for a 68000 based system that contains of 2MB of EPROM at a starting address \$00 0000 using 512Kx8 chips 2MB of RAM at a starting address \$10 0000 using 256Kx8 chips 64KB I/O space starting at \$FF0000.

(i) Create the full memory table showing the address range and all the address lines for the devices above.

(7 marks)

(ii) Draw the full memory address decoder circuit showing all devices and decoder.

(7 marks)

- **Figure Q6** shows the MC68000's assembly program written in EASY68K simulation software for stack. Answer the following questions.
  - (a) Draw the memory map which consist of main program, subroutines and stack. (6 marks)
  - (b) Describe why label of ABC is assigned with value 50.

(2 marks)

(c) Identify the value of memory to stop the program.

(2 marks)

(d) Predict the value of stack pointer before command JSR SUB\_1.

(2 marks)

(e) By using memory map, illustrate the value of stack after command jump to subroutine (JSR) and after return from subroutine (RTS) in right order.

(8 marks)

- Q7 The Angry Bird games need some modification. As a programming engineer you need to add some function in Angry Bird games. The function you need to add is "Sitdown" and "Stand-Up". The value \$AAAAAAAA is data for "Sit-down" and \$55555555 is data for Stand-Up".
  - (a) To write a program you have to assume that the function of Sit-Down and Stand-Up is toggle function for Data Register. In this program you are not allow to use mnemonic NOT. Write a MC68000's assembly program to toggle Data Register for 1000 times.

(12 marks)

(b) Design a flowchart based on programs Q7(a).

(8 marks)

SEMESTER/SESSION: II/2011/2012

COURSE : MICROPROCESSOR AND MICROCONTROLLER

PROGRAM : BEE

COURSE CODE: BEX 32003/BEE3233

	0	1	2	3	4	5	6	7
0	NUL	DLE	space	0	@	P	•	p
1	SOH	DC1 XON	į	1	Α	Q	а	q
2	STX	DC2	Ħ	2	В	R	b	r
3	ETX	DC3 XOFF	#	3	С	S	С	s
4	EOT	DC4	\$	4	D	T	d	t
5	ENQ	NAK	%	5	Е	U	е	u
6	ACK	SYN	&	6	F	٧	f	V
7	BEL	ETB	ı	7	G	W	g	W
8	BS	CAN	(	8	Н	X	h	×
9	HT	EM	)	9	1	Υ	i	У
A	LF	SUB	*	:	J	Z	j	Z
В	VT	ESC	+		K	[	k	{
C	FF	FS		<	L	١	ı	
D	CR	GS	-	_	М	]	m	}
E	so	RS		>	N	٨	n	~
F	SI	US	1	?	0		0	del

**FIGURE 3: ASCII Table** 

SEMESTER/SESSION: II/2011/2012

COURSE : MICROPROCESSOR AND

MICROCONTROLLER

PROGRAM: BEE

COURSE CODE: BEX 32003/BEE3233

00001000 Start Assembler used Created On: 13	ting Address d: EASy68K Editor/Assem 1/9/2011 1:16:43 PM	ıbler	r v5.3.3		
00000000		1	*		
00000000			* Progra	: me	
00000000		3	* Writte		
00000000		4	* Date	:	
00000000		5	* Descri	-	
00000000		6	*		
00001000		7		ORG	\$1000
00001000		8		_ = • •	
00001000 00001000 3E7	C 10A8	9	START:	MOVEA #5	STACK, SP
00001000 3E7		10		NOP	
<b>1</b>	39 00001018	11		JSR	SUB_1
00001006 4EB		12	RET_1:	NOP	_
	39 00001026	13	- ' '	JSR	
	72 2700	14	RET_2		#\$2 <del>7</del> 00
00001014 4E7		15	_		
00001018		16			
00001018 00001018 4E7	'1	17	SUB_1:		
00001018 4E7		18	_	NOP	_
	39 0000102C	19		JSR	SUB_3
0000101C 4EB		20	RET_3:		
00001022 4E7		21		RTS	
00001021		22			
00001026		23	_	,	
00001026 4E7	71	24	SUB_2:		
00001028 4E7	71	25		NOP	
0000102A 4E7	75	26		RTS	
0000102C		27	Crite ^	NIOP	
0000102C 4E7		28	SUB_3:		
0000102E 4E7		29 30		NOP .ISR	SUB 4
	B9 0000103A	30 31	DE₁m 4	JSR NOP	
00001036 4E7		31 32	RET_4	NOP RTS	
00001038 4E7	/5	32 33		MIO	
0000103A	7.1	33 34	SUB 4:	NOP	
0000103A 4E7		34 35	DUD_4:	JSR	SUB 2
	B8 1026	35 36	RET_5	NOP	· · · <u>-</u> -
00001040 4E7		36 37	·	RTS	
00001042 4E7	, 3	38		<b></b>	
00001044		39	ABC:	DS.W	50
00001044 000010A8		40	•		
	00010A8	41	STACK:	EQU *	
000010A8 =00	<del></del>	42	<del>-</del>	END	\$1000
			GURE Q	<u>6</u>	

SEMESTER/SESSION: II/2011/2012

: MICROPROCESSOR AND **COURSE** 

MICROCONTROLLER

PROGRAM: BEE

COURSE CODE: BEX 32003/BEE3233

# Special Function Register (SFR) File Summary for PIC16F84A

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on RESET	Details on page
Bank	0										
00h	INDF	L			ss Data Memo	ory (not a pi	hysical reg	jister)			11
01h	1,,,,,,,	1	I-Time Clock							XXXX XXXX	20
02h	PCL	Low Orde	er 8 bits of th	ne Progran	m Counter (PC					0000 0000	11
03h	STATUS <sup>(2)</sup>	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	8
04h	FSR	Indirect D	direct Data Memory Address Pointer 0							XXXXX XXXXX	11
05h	PORTA <sup>(4)</sup>			_	RA4/T0CKI	RA3	RA2	RA1	RA0	x xxxx	16
06h	PORTB <sup>(5)</sup>	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0/INT	XXXXX XXXXX	18
07h	_	Unimpleh	nimplemented location, read as '0'								
08h	Bh EEDATA EEPROM Data Register								XXXXX XXXXX	13,14	
09h	EEADR	EEPROM Address Register								XXXXX XXXXX	13,14
0Ah	PCLATH		Write Buffer for upper 5 bits of the PC <sup>(1)</sup>							0 0000	11
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	10
Bank	1	<del></del>			<u> </u>						<del></del>
80h	INDF	Uses Co	ntents of FS	R to addre	ess Data Mem	ory (not a p	hysical re	gister)			11
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	9
82h	PCL	Low orde	er 8 bits of P	rogram Co	ounter (PC)					0000 0000	11
83h	STATUS (2)	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	8
84h	FSR	Indirect o	data memory	y address	pointer 0	<del></del>	<del></del>			XXXXX XXXXX	11
85h	TRISA	<del>  _  </del>	<del></del>	<del>                                     </del>	PORTA Data	Direction F	Register			1 1111	16
86h	TRISB	PORTB	Data Direction	on Registe	<u></u>					1111 1111	18
87h	+ -	1	mented loca								
88h	EECON1	<del> </del>	T =	<del>  _     _     _  </del>	EEIF	WRERR	WREN	WR	RD	0 ж000	13
89h	EECON2	EEPRO	VI Control Re	egister 2 (ı	not a physical	register)					14
0Ah	PCLATH	<b> </b>	Γ-	T —	Write buffer		bits of the	PC(1)		0 0000	11
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTE	RBIF	0000 000x	10

Legend: x = unknown, u = unchanged. - = unimplemented, read as '0', q = value depends on condition

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a slave register for PC<12.8>. The contents of PCLATH can be transferred to the upper byte of the program counter, but the contents of PC<12:8> are never transferred to PCLATH.

2: The TO and PD status bits in the STATUS register are not affected by a MCLR Reset.

- 3: Other (non power-up) RESETS include: external RESET through MCLR and the Watchdog Timer Reset.
- 4: On any device RESET, these pins are configured as inputs.
- 5: This is the value that will be in the port output latch

SEMESTER/SESSION: II/2011/2012

: MICROPROCESSOR AND **COURSE** 

MICROCONTROLLER

**PROGRAM: BEE** 

COURSE CODE: BEX 32003/BEE3233

### **STATUS Register of PIC16F84A**

R/W-0	RW-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	С
bit 7	<b>.</b>		•				bit 0

Unimplemented: Maintain as '0' bit 7-6

RPO: Register Bank Select bits (used for direct addressing) bit 5

01 = Bank 1 (80h - FFh)

00 = Bank 0 (00h - 7Fh)

TO: Time-out bit bit 4

1 = After power-up, CLRWDT instruction, or SLEEP instruction

o = A WDT time-out occurred

PD: Power-down bit bit 3

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

Z: Zero bit bit 2

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity bit 1 is reversed)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is bit 0 reversed)

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

A subtraction is executed by adding the two's complement of the second operand.

For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order

bit of the source register.

SEMESTER/SESSION: II/2011/2012

COURSE : MICROPROCESSOR AND

MICROCONTROLLER

PROGRAM: BEE

COURSE CODE: BEX 32003/BEE3233

# **OPTION Register of PIC16F84A / PIC16C71**

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
	1		L	L.,	*	····	hit ()

bit 7

bit 7 RBPU: PORTB Pull-up Enable bit

1 = PORTB pull-ups are disabled

0 = PORTB pull-ups are enabled by individual port latch values

bit 6 INTEDG: Interrupt Edge Select bit

1 = Interrupt on rising edge of RB0/INT pin

 $_0$  = Interrupt on falling edge of RB0/INT pin

bit 5 TOCS: TMR0 Clock Source Select bit

1 = Transition on RA4/T0CKI pin

0 = Internal instruction cycle clock (CLKOUT)

bit 4 TOSE: TMR0 Source Edge Select bit

1 = Increment on high-to-low transition on RA4/T0CKI pin

0 = Increment on low-to-high transition on RA4/T0CKI pin

bit 3 PSA: Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0 PS2:PS0: Prescaler Rate Select bits

# Bit Value TMR0 Rate WDT Rate

000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1 : 128	1:64
111	1:256	1:128

SEMESTER/SESSION: II/2011/2012

COURSE : MICROPROCESSOR AND

MICROCONTROLLER

PROGRAM: BEE

COURSE CODE: BEX 32003/BEE3233

# **INTCON Register of PIC16F84A**

	R/W-0	R/W-x						
	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF
•	bit 7					•		bit 0

bit 7 GIE: Global Interrupt Enable bit

bit 5

1 = Enables all unmasked interrupts

o = Disables all interrupts

bit 6 **EEIE**: EE Write Complete Interrupt Enable bit

1 = Enables the EE Write Complete interrupts0 = Disables the EE Write Complete interrupt

TOIE: TMR0 Overflow Interrupt Enable bit

1 = Enables the TMR0 interrupt

o = Disables the TMR0 interrupt

bit 4 INTE: RB0/INT External Interrupt Enable bit

1 = Enables the RB0/INT external interrupt

o = Disables the RB0/INT external interrupt

bit 3 RBIE: RB Port Change Interrupt Enable bit

1 = Enables the RB port change interrupt

o = Disables the RB port change interrupt

bit 2 TOIF: TMR0 Overflow Interrupt Flag bit

1 = TMR0 register has overflowed (must be cleared in software)

o = TMR0 register did not overflow

bit 1 INTF: RB0/INT External Interrupt Flag bit

1 = The RB0/INT external interrupt occurred (must be cleared in software)

o = The RB0/INT external interrupt did not occur

bit 0 RBIF: RB Port Change Interrupt Flag bit

1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)

o = None of the RB7:RB4 pins have changed state

SEMESTER/SESSION: II/2011/2012

COURSE : MICROPROCESSOR AND

MICROCONTROLLER

PROGRAM: BEE

COURSE CODE: BEX 32003/BEE3233

# PIC16F84A Instruction Set Summary

Mnemo	mic.				14-Bit (	Opcode		Status	Notes
Орега		Description	Cycles	MSb			LSb	Affected	Hotes
		BYTE-ORIENTED FILE R	REGISTER OPE	RATIO	NS		.,		
ADDWF	f. d	Add W and f	1	00	0111			C,DC,Z	1,2
ANDWF	f. d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1 1	00	0001	0xxx		Z	
COMF	f. d	Complement f	1	00	1001	dfff		Z	1,2
DECF	f. d	Decrement f	1	00	0011	dfff		Z	1,2
DECFSZ	f. d	Decrement f, Skip if 0	1 (2)	00	1011		ffff		1,2,3
INCF	f. d	Increment f	1	00	1010	dfff		Z	1,2
INCFSZ	f. d	Increment f, Skip if 0	1 (2)	00	1111			_	1,2,3
IORWF	f. d	Inclusive OR W with f	1	00	0100	dfff		Z	1.2
MOVE	f.d	Move f	1	00	1000	dfff		Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff			
NOP	-	No Operation	1	00	0000	03000	0000	_	
RLF	f. d	Rotate Left f through Carry	1	00	1101		ffff	С	1,2
RRF	f. d	Rotate Right f through Carry	1	00	1100		ffff	C	1,2
SUBWF	f. d	Subtract W from f	1	00	0010		ffff	C.DC,Z	1,2
SWAPF	f. d	Swap nibbles in f	1	00	1110		ffff	_	1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
		BIT-ORIENTED FILE R	EGISTER OPE	RATIO	NS				
205	f. b	Bit Clear f	1 1	01		bfff			1,2
BCF BSF	f. b	Bit Set f	1	01		bfff			1,2
BTFSC	f. b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	1, b	Bit Test f. Skip if Set	1(2)	01	11bb	bfff	ffff		3
БІГЭЭ	1, 0	LITERAL AND CON	ITROL OPERAT	IONS					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k k	AND literal with W	1 1	11	1001	kkkk	kkkk	Z	
CALL	k k	Call subroutine	2	10	okkk	kkkk	kkkk		
CLRWDT	n -	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
HORLW	k k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	1
MOVLW	k k	Move literal to W	1	11	00xx	kkkk	kkkk		1
RETFIE	- N	Return from interrupt	2	00	0000			1	1
RETLW	k	Return with literal in W	2	11	01 <b>x</b> x	kkkk	kkkk		1
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		1
SLEEP	-	Go into standby mode	1	00	0000			1	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk		1
XORLW	k k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	
LYOKEN		Excitation of the entire of th							

SEMESTER/SESSION: II/2011/2012

COURSE : MICROPROCESSOR AND

MICROCONTROLLER

PROGRAM: BEE

COURSE CODE: BEX 32003/BEE3233

# **Data Transfer Instruction MC68000**

Mnemonic	Meaning	Туре	Operand Size	Operations
MOVE	Move	MOVE EAs, EAd	8, 16, 32	$(EAs) \rightarrow EAd$
		MOVE EA,CCR	8	$(EA) \rightarrow CCR$
		MOVE EA,SR	16	$(EA) \rightarrow SR$
		MOVE SR, EA	16	$SR \rightarrow EA$
		MOVE USP,An	32	$\mathtt{USP} \to \mathtt{An}$
		MOVE An, USP	32	$An \rightarrow USP$
		MOVEA EA,An	16, 32	$(EA) \rightarrow An$
ļ		MOVEQ #XXX,Dn	8	#XXX → Dn
MOVEM	Move multiple	MOVEM Reg list,EA	16, 32	$Reg\_list \rightarrow EA$
I I I I I I I I I I I I I I I I I I I	Will to Manage	MOVEM EA, Reg_list	16, 32	$(EA) \rightarrow Reg\_hist$
LEA	Load effective address	LEA EA,An	32	EA → An
	Exchange			
EXG	Swap	EXG Rx,Ry	32	Rx ↔ Ry
SWAP	Clear	SWAP Dn	16	Dn31:16 ↔ Dn15:0
CLR		CLR EA	8, 16, 32	$0 \rightarrow EA$

# Compare and Test MC68000 Instruction

Mnemonic	Meaning	Туре	Operand Size	Operation
CMP	Compare	CMP EA,Dn CMPA EA,An CMPI #XXX,EA CMPM (Ay)+,(AY)+	8, 16, 32 16, 32 8, 16, 32 8, 16, 32	N, Z, V, C N, Z, V, C N, Z, V, C N, Z, V, C
TST	Test	TST EA	8, 16, 32	N, Z, V, C

SEMESTER/SESSION: II/2011/2012

COURSE : MICROPROCESSOR AND

MICROCONTROLLER

PROGRAM: BEE

COURSE CODE: BEX 32003/BEE3233

# **Logical MC68000 Instruction**

Mnemonic	Meaning	Туре	Operand Size	Operation
AND	Logical AND	AND EA,Dn	8, 16, 32	$(EA) \cdot Dn \rightarrow Dn$
	J	AND Dn,EA	8, 16, 32	$Dn \cdot (EA) \rightarrow EA$
		andi #xxx,ea	8, 16, 32	#XXX · (EA) → EA
		ANDI #XXX,CCR	8	#XXX · CCR → CCR
		andi #xxx,sr	16	#XXX · SR → SR
OR	Logical OR	OR EADn	8, 16, 32	$(EA) + Dn \rightarrow Dn$
		OR Dn.EA	8, 16, 32	$Dn + (EA) \rightarrow EA$
	]	ORI #XXX,EA	8, 16, 32	$\#XXX + (EA) \rightarrow EA$
		ORI #XXX,CCR	8	#XXX+CCR → CCR
		ORI #XXX,SR	16	#XXX + SR → SR
EOR	Logical	EOR DnEA	8, 16, 32	Dn ⊕ (EA) → EA
	exclusive-OR	EORI #XXX,EA	8, 16, 32	$\#XXX \oplus (EA) \rightarrow EA$
		EORI #XXX,CCR	8	#XXX ⊕ CCR → CCR
		EORI #XXX,SR	16	#XXX ⊕ SR → SR
пот	Logical NOT	NOT EA	8, 16, 32	$(\overline{EA}) \rightarrow EA$

# Bit Manipulation MC68000 Instruction

Mnemonic	Meaning	Туре	Operand Size	Operation
BTST	Test a bit	BTST #XXX,EA	8, 32	
		BTST Dn,EA	8, 32	$\overline{EA}$ bit $\rightarrow Z$
BSET	Test a bit and	BSET #XXXEA	8, 32	$\overline{EA}$ bit $\rightarrow Z$
Dan	set	BSET Dn,EA	8, 32	1 → EA bit
BCLR	Test a bit and	BCLR #XXX,EA	8, 32	$\overline{EA}$ bit $\rightarrow Z$
DODA	clear	BCLR Dn,EA	8, 32	0 → EA bit
BCHG	Test a bit and	BCHG #XXX,EA	8, 32	$\overline{EA}$ bit $\rightarrow Z$
BUIG	change	BCHG Dn,EA	8, 32	EA bit → EA bit

SEMESTER/SESSION: II/2011/2012

COURSE : MICROPROCESSOR AND

MICROCONTROLLER

PROGRAM: BEE

COURSE CODE: BEX 32003/BEE3233

#### **Rotate MC68000 Instruction**

Mnemonic	Meaning	Туре	Operand Size	Operation
ROL	Rotate left	ROL #XXX,Dy ROL Dx,Dy ROL EA	8, 16, 32 8, 16, 32 8, 16, 32	C + +
ROR	Rotate right	ROR #XXX,Dy ROR Dx,Dy ROR EA	8, 16, 32 8, 16, 32 8, 16, 32	c
ROXL	Rotate left through extend	ROXL #XXX,Dy ROXL Dx,Dy ROXL EA	8, 16, 32 8, 16, 32 8, 16, 32	C + X +
ROXR	Rotate right through extend	ROXR #XXX,Dy ROXR Dx,Dy ROXR EA	8, 16, 32 8, 16, 32 8, 16, 32	x - c

# **Bcc Instruction**

Instruction	Meaning	Arithmetic	If the test is true
BEQ	EQual to zero	U	Z=1
BNE	Not Equal to zero	U	Z=0
BMI	Minus	U	N=1
BPL	Plus	U	N=0
BCS/LO	Carry Set/LOwer	U	C=1
BCC/HS	Carry Clear/Higher or Same	U	C=0
BVS	oVerflow Set	S	V=1
BVC	oVerflow Clear	S	V=0
BGT	GreaTer than	S	Z+(N⊕V)=0
BLT	Less Than	S	N⊕V=1
BGE	Greater than or Equal	S	N⊕V=0
BLE	Less than or Equal	S	Z+(N⊕V)=0
BHI	Higher	U	C+Z=0
BLS	Lower than or Same	U	C+Z=1