

# UNIVERSITI TUN HUSSEIN ONN MALAYSIA

# FINAL EXAMINATION SEMESTER II **SESSION 2017/2018**

**COURSE NAME** 

MICROPROCESSOR AND

MICROCONTROLLER

COURSE CODE

BEC 30403

PROGRAMME CODE

BEJ

**EXAMINATION DATE** 

JUNE / JULY 2018

**DURATION** 

3 HOURS

**INSTRUCTION** 

**ANSWER ALL QUESTIONS** 



THIS QUESTION PAPER CONSISTS OF SEVENTEEN (17) PAGES

CONFIDENTIAL

# CONFIDENTIAL

#### BEC 30403

Q1	(a)	(i)	Explain the difference between General Purpose Register (GPR) and Special Function Register (FSR).
			(2 montes)

(3 marks)

(ii) Give example for both types of register in term of either address or name.

(2 marks)

- (b) Suppose a designer needs to develop a simple application for children to learn the addition operation. The specifications of the design are as follows:
  - There are three buttons to insert the value. Button 1 is connected to RB0, button 2 is connected to RB1 and button 3 is connected to RB2.
  - Button 1 is used to insert value '6' to the address 23H, and button 2 is used to insert value '5' to address 24H. Button 3 is used for the addition operation.
  - The result should be displayed on the 8 LEDs connected to PORTC.

Based on the given specifications,

(i) Devise a program for the application by using a flowchart.

(4 marks)

(ii) Write a complete program for the application.

(10 marks)

(c) Based on **Q1(b)**, what will happen if file registers 05H and 06H are used for the addition operation rather than file registers 23H and 24H.

(3 marks)

(d) Create a macro to move a literal number into any file register.

(3 marks)

Q2 (a) Briefly explain the concept of subroutine in assembly language programming.

(5 marks)

- (b) Analyze the assembly program in Listing Q2 (b), then, answer the following questions.
  - (i) Explain the purpose of the following instructions in the program.

BSF STATUS, RPO

BCF STATUS, RP1

(2 marks)

ERBUKA

(ii) Modify the instructions in **Q2** (b) (i) to construct subroutines for accessing Bank 0 and Bank 1. Name the subroutine for accessing Bank 0 and Bank 1 as BANK0 and BANK1, respectively.

(3 marks)

(iii) What are INTF and INTE? Discuss the role for these bits in the program.

Made Marks, Marks (4 marks)

# BEC 30403

(iv) Explain the operation of the main loop (from label MAIN to LOOP).

(6 marks)

(v) Explain the operation in the interrupt service routine (ISR).

(5 marks)

;Register	label eq	uates
PORTB	EQU	06H ; PORTB data register
INTCON	EQU	OBH ; Interrupt control register
STATUS	EQU	03Н
TRISB	EQU	8 6H
ADCON1	EQU	9FH
OPTION_REG	EQU	81H
;Input bit	equates	
INTF	EQU	<pre>1H ;RBO interrupt flag</pre>
RP0	EQU	5Н
RP1	EQU	6Н
INTE	EQU	4H
GIE	EQU	7н
	ORG	ООН
	GOTO	MAIN
	ORG	04H
	GOTO	ISR
MAIN	BSF	STATUS, RPO
	BCF	STATUS, RP1
	MOVLW	b'00000001'
	MOVWF	TRISB
	MOVLW	b'10000000'
	MOVWF	OPTION_REG
	BCF	STATUS, RPO
	CLRF	PORTB
	BSF	PORTB, 7
	BSF	INTCON, INTE
	BSF	INTCON, GIE
LOOP	GOTO	LOOP
ISR	BCF	INTCON, INTF
	BTFSS	PORTB, 7
	GOTO	Lab1
	BCF	PORTB, 7
	RETFIE	
Lab1	BSF	PORTB, 7
	RETFIE	
	END	

Listing Q2 (b)



- Q3 (a) For the signal shown in Figure Q3 (a),
  - (i) Determine the value of *T*, for serial communication with transmission rate of 9600 baud. The system used one start bit, one stop bit and no parity bit. What are the maximum characters that can be sent in one second?

(3 marks)




Figure Q3 (a)

(ii) Write a sequence of instruction to initialize the PIC16F877A USART module by suggesting the suitable values to be used in TXSTA, RCSTA and SPBRG registers respectively. Given that the clock frequency is 4MHz.

(7 marks)

- (b) Figure Q3 (b) shows an application using a 4×3 keypad to key in a password to drive the DC motor using a PWM signal from RC2. The DC motor will be operating and the LED which is connected to RD0 will be turned ON when the correct password ("1234") is supplied. If the user enters the wrong password, then the motor will not move and the LED will remain OFF. Based on the given specifications, answer the following questions:
  - (i) Determine the values to be loaded in file register PR2 if the desired PWM frequency is 20kHz. Then, determine the values in the file registers: CCPR1: CCP1CON<5:4> to generate a 30% duty cycle PWM signal, when prescaler 4 is selected.

(7 marks)

(ii) Write a sequence of instruction to initialize the PWM module to produce PWM's frequency of 20kHz.

(5 marks)

(iii) Write a sequence of instruction to initialize PORTs that are connected to the keypad.

(3 marks)






Figure Q3 (b)

Q4 (a) Suppose you are required to design a water quality system for a fish aquarium that consists of the temperature, pH, and total dissolved solids (TDS) monitoring system. Suggest the suitable platform (microprocessor or microcontroller) to be implemented in the proposed system. Explain your choice by considering the processing requirements and cost.

(4 marks)

(b) Sketch a simple microprocessor system by showing its important components. Also, show all the buses that connect all the components.

(4 marks)

- (c) By referring to the programmer's model of the 8086 microprocessor in **Figure Q4 (c)**, answer the following questions:
  - (i) Explain why the 8086 microprocessor needs two registers (i.e. DS and SI) to store an address.
  - (ii) If the Code Segment (CS) and Instruction Pointer (IP) registers contain 2400H and 0200H respectively, state the physical address that will be generated by the microprocessor.

(2 marks)

hartean all tehran

# CONFIDENTIAL

#### BEC 30403


(iii) By using the same value of CS and IP from Q4 (c) (ii), determine the upper range and the lower range of the code segment.

(2 marks)

(iv) Determine the value of flags Carry (CF), Sign (SF), Parity (PF), Auxiliary Carry (AF), Zero (ZF) and Overflow (OF) in the Status Register (SR) after the 8086 microprocessor executes the following sequence of instructions.

MOV AL,7EH ADD AL,02H

(5 marks)



	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SR	R	R	R	R	OF	DF	IF	TF	SF	ZF	U	AF	U	PF	U	CF

Figure Q4 (c)

(d) Addressing modes are used by a microprocessor to access a particular location within the memory spaces. Write a sequence of instruction to fill in the values of 20H in memory location 0100:1000 to 0100:1200 using register indirect addressing mode. Write comment for each instruction.

(5 marks)

- END OF QUESTIONS -

TERBUKA

CONFIDENTIAL

SEMESTER / SESSION : SEM II / 2017/2018

**COURSE** 

: MICROPROCESSOR AND

MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

## PIC16F876A/877A REGISTER FILE MAP

	File Address		File Address		File Address		File Addres
Indirect addr. (*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr. (*)	180h
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h		105h		185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h		107h		187h
PORTD <sup>(1)</sup>	08h	TRISD <sup>(1)</sup>	88h		108h		188h
PORTE <sup>(1)</sup>	09h	TRISE <sup>(1)</sup>	89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18Ch
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	18Dh
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved <sup>(2)</sup>	18Eh
TMR1H	0Fh		8Fh	EEADRH	10Fh	Reserved <sup>(2)</sup>	18Fh
T1CON	10h		90h		110h		190h
TMR2	11h	SSPCON2	91h		111h		191h
T2CON	12h	PR2	92h		112h		192h
SSPBUF	13h	SSPADD	93h		113h		193h
SSPCON	14h	SSPSTAT	94h		114h		194h
CCPR1L	15h		95h		115h		195h
CCPR1H	16h		96h		116h		196h
CCP1CON	17h		97h	General	117h	General	197h
RCSTA	18h	TXSTA	98h	Purpose Register	118h	Purpose Register	198h
TXREG	19h	SPBRG	99h	16 Bytes	119h	16 Bytes	199h
RCREG	1Ah		9Ah		11Ah		19Ah
CCPR2L	1Bh		9Bh		11Bh		19Bh
CCPR2H	1Ch	CMCON	9Ch		11Ch		19Ch
CCP2CON	1Dh	CVRCON	9Dh		11Dh		19Dh
ADRESH	1Eh	ADRESL	9Eh		11Eh		19Eh
ADCON0	1Fh	ADCON1	9Fh		11Fh		19Fh
	20h		A0h		120h		1A0h
		General		General		General	.,
0		Purpose		Purpose		Purpose	
General Purpose		Register		Register		Register	
Register		80 Bytes		80 Bytes		80 Bytes	
96 Bytes			EFh		16Fh		1EFh
,			F0h		170h	20000000	1F0h
		accesses 70h-7Fh		accesses 70h-7Fh	11 5/11	accesses 70h - 7Fh	5711
	7Fh		FFh		17Fh	700-1111	1FFh
Bank 0		Bank 1		Bank 2		Bank 3	reson custom area

Unimplemented data memory locations, read as '0'. Not a physical register.

Note 1: These registers are not implemented on the PIC16F8/6A.

2: These registers are reserved; maintain these registers clear.

TYCHAPHAN OF THE KAP

SEMESTER / SESSION : SEM II / 2017/2018

COURSE

: MICROPROCESSOR AND

MICROCONTROLLER

PROGRAMME : COURSE CODE :

BEI

BEC 30403

#### STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	С
hit 7					Marie Commission of the Commis		bit 0

bit 0

bit 7 IRP: Register Bank Select bit (used for indirect addressing)

> 1 = Bank 2, 3 (100h-1FFh) 0 = Bank 0, 1 (00h-FFh)

bit 6-5 RP1:RP0: Register Bank Select bits (used for direct addressing)

> 11 = Bank 3 (180h-1FFh) 10 = Bank 2 (100h-17Fh) 01 = Bank 1 (80h-FFh) 00 = Bank 0 (00h-7Fh) Each bank is 128 bytes.

bit 4 TO: Time-out bit

1 - After power-up, CLRWDT instruction or SLEEP instruction

0 = A WDT time-out occurred

PD: Power-down bit bit 3

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2 Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1 DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)

(for borrow, the polarity is reversed)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

bit 0 C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

Note: For borrow, the polarity is reversed. A subtraction is executed by adding the two's

complement of the second operand. For rotate (RRF, RLF) instructions, this bit is

loaded with either the high, or low order bit of the source register.

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

FERBUKA

#### BEC 30403

#### FINAL EXAMINATION

SEMESTER / SESSION : SEM II / 2017/2018

COURSE

: MICROPROCESSOR AND

MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

## OPTION\_REG REGISTER (ADDRESS 81h, 181h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
bit 7	***************************************					<u> </u>	bit 0

RBPU: PORTB Pull-up Enable bit bit 7

1 = PORTB pull-ups are disabled

0 = PORTB pull-ups are enabled by individual port latch values

bit 6 INTEDG: Interrupt Edge Select bit

> 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin

bit 5 T0CS: TMR0 Clock Source Select bit

1 = Transition on RA4/T0CKI pin

0 = Internal instruction cycle clock (CLKO)

bit 4 T0SE: TMR0 Source Edge Select bit

> 1 = Increment on high-to-low transition on RA4/T0CKI pin 0 = Increment on low-to-high transition on RA4/T0CKI pin

bit 3 PSA: Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0 PS2:PS0: Prescaler Rate Select bits

Bit Value TMR0 Rate WDT Rate

000	1:2	1:1
001	1 · 4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1:128	1:64
111	1 · 256	1:128

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

R. CHESSDA UTTRAFIJAN AÆ EH 10 N

SEMESTER / SESSION

: SEM II / 2017/2018

**COURSE** 

: MICROPROCESSOR AND

MICROCONTROLLER

PROGRAMME : COURSE CODE :

BEL

BEC 30403

INTCON REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF
hit 7							bit O

bit ()

bit 7 GIE: Global Interrupt Enable bit

1 = Enables all unmasked interrupts

0 = Disables all interrupts

bit 6 PEIE: Peripheral Interrupt Enable bit

1 = Enables all unmasked peripheral interrupts

0 = Disables all peripheral interrupts

bit 5 TMR0IE: TMR0 Overflow Interrupt Enable bit

1 = Enables the TMR0 interrupt

0 = Disables the TMR0 interrupt

bit 4 INTE: RB0/INT External Interrupt Enable bit

1 = Enables the RB0/INT external interrupt

0 = Disables the RB0/INT external interrupt

bit 3 RBIE: RB Port Change Interrupt Enable bit

1 = Enables the RB port change interrupt

0 = Disables the RB port change interrupt

bit 2 TMR0IF: TMR0 Overflow Interrupt Flag bit

1 = TMR0 register has overflowed (must be cleared in software)

0 = TMR0 register did not overflow

INTF: RB0/INT External Interrupt Flag bit bit 1

1 = The RB0/INT external interrupt occurred (must be cleared in software)

0 = The RB0/INT external interrupt did not occur

bit 0 RBIF: RB Port Change Interrupt Flag bit

> 1 = At least one of the RB7:RB4 pins changed state; a mismatch condition will continue to set the bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared (must be cleared in software).

0 = None of the RB7:RB4 pins have changed state

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown



SEMESTER / SESSION : SEM II / 2017/2018

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

PIE1 REGISTER (ADDRESS 8Ch)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
bit 7							bit 0

bit 7

PSPIE: Parallel Slave Port Read/Write Interrupt Enable bit(1)

1 = Enables the PSP read/write interrupt

o = Disables the PSP read/write interrupt

Note 1: PSPIE is reserved on PIC16F873A/876A devices; always maintain this bit clear.

bit 6

ADIE: A/D Converter Interrupt Enable bit

1 = Enables the A/D converter interrupt

0 = Disables the A/D converter interrupt

bit 5

RCIE: USART Receive Interrupt Enable bit

1 = Enables the USART receive interrupt

0 = Disables the USART receive interrupt

bit 4

TXIE: USART Transmit Interrupt Enable bit

1 = Enables the USART transmit interrupt

0 = Disables the USART transmit interrupt

bit 3

SSPIE: Synchronous Serial Port Interrupt Enable bit

1 = Enables the SSP interrupt

0 = Disables the SSP interrupt

bit 2

CCP1IE: CCP1 Interrupt Enable bit

1 = Enables the CCP1 interrupt

0 = Disables the CCP1 interrupt

bit 1

TMR2IE: TMR2 to PR2 Match Interrupt Enable bit

1 = Enables the TMR2 to PR2 match interrupt

0 = Disables the TMR2 to PR2 match interrupt

bit 0

TMR1IE: TMR1 Overflow Interrupt Enable bit

1 = Enables the TMR1 overflow interrupt

0 = Disables the TMR1 overflow interrupt

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

ERBUKA

THESSIA UTTELLPHAN AGEN KAN

SEMESTER / SESSION

: SEM II / 2017/2018

**COURSE** 

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

## PIR1 REGISTER (ADDRESS 0Ch)

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

bit 7 PSPIF: Parallel Slave Port Read/Write Interrupt Flag bit(1)

1 = A read or a write operation has taken place (must be cleared in software)

0 - No read or write has occurred

Note 1: PSPIF is reserved on PIC16F873A/876A devices; always maintain this bit clear.

hit 6 ADIF: A/D Converter Interrupt Flag bit

1 = An A/D conversion completed

0 = The A/D conversion is not complete

bit 5 RCIF: USART Receive Interrupt Flag bit

1 = The USART receive buffer is full

0 = The USART receive buffer is empty

bit 4 TXIF: USART Transmit Interrupt Flag bit

1 = The USART transmit buffer is empty

0 = The USART transmit buffer is full

bit 3 SSPIF: Synchronous Serial Port (SSP) Interrupt Flag bit

1 = The SSP interrupt condition has occurred and must be cleared in software before returning from the Interrupt Service Routine. The conditions that will set this bit are:

· SPI - A transmission/reception has taken place.

I<sup>2</sup>C Slave – A transmission/reception has taken place.

I<sup>2</sup>C Master

- A transmission/reception has taken place.

The initiated Start condition was completed by the SSP module.

The initiated Stop condition was completed by the SSP module.

- The initiated Restart condition was completed by the SSP module.

- The initiated Acknowledge condition was completed by the SSP module.

- A Start condition occurred while the SSP module was Idle (multi-master system).

A Stop condition occurred while the SSP module was Idle (multi-master system).

0 = No SSP interrupt condition has occurred

hit 2 CCP1IF: CCP1 Interrupt Flag bit

Capture mode:

1 = A TMR1 register capture occurred (must be cleared in software)

0 = No TMR1 register capture occurred

Compare mode:

1 - A TMR1 register compare match occurred (must be cleared in software)

0 = No TMR1 register compare match occurred

PWM mode:

Unused in this mode.

TMR2IF: TMR2 to PR2 Match Interrupt Flag bit bit 1

1 = TMR2 to PR2 match occurred (must be cleared in software)

0 = No TMR2 to PR2 match occurred

bit 0 TMR1IF: TMR1 Overflow Interrupt Flag bit

1 = TMR1 register overflowed (must be cleared in software)

0 = TMR1 register did not overflow

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared ... x = Bit is unknown.

# CONFIDENTIAL

## BEC 30403

## FINAL EXAMINATION

SEMESTER / SESSION : SEM II / 2017/2018

COURSE

: MICROPROCESSOR AND

PROGRAMME : BEJ

COURSE CODE : BEC 30403

MICROCONTROLLER

REGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on: BOR	allo	ie on other sets
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF(1)	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
0Dh	PIR2		-	<u>—</u>	_	_		-	CCP2IF		0		0
8Ch	PIE1	PSPIE(1)	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
8Dh	PIE2			_	_	_			CCP2IE		0		0
87h	TRISC	PORTC D	Data Directio	n Register	-	-			<b>I</b>	1111	1111	1111	1111
11h	TMR2	Timer2 M	odule's Reg	jister	***************************************					0000	0000	0000	0000
92h	PR2	Timer2 M	odule's Peri	od Register		Y-10-10-10-10-10-10-10-10-10-10-10-10-10-	***************************************			1111	1111	1111	1111
12h	T2CON		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR20N	T2CKPS1	T2CKPS0	-000	0000	-000	0000
15h	CCPR1L	Capture/C	Compare/PV	VM Registe	r1 (LSB)	Anne de la constantina della c		<u> </u>	I	XXXX	XXXX	uuuu	uuuu
16h	CCPR1H	Capture/C	Compare/PV	VM Registe	r 1 (MSB)	**************************************	***************************************		***************************************	XXXX	XXXX	uuuu	uuuu
17h	CCP1CON		_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000
1Bh	CCPR2L	Capture/C	Compare/PV	VM Registe	r2 (LSB)		A THE RESIDENCE OF THE PARTY OF	-30017841+3190441 (944HH469444444		XXXX	XXXX	uuuu	uuuu
1Ch	CCPR2H	Capture/C	Compare/PV	VM Register	r2 (MSB)			V-1861-1111-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1					uuuu
1Dh	CCP2CON	<u></u>	<del></del> -	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000

**Legend:** x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.

# SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- 3. Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

PWM Period =  $[(PR2) + 1] \cdot 4 \cdot TOSC \cdot$ (TMR2 Prescale Value)

PWM Duty Cycle =(CCPR1L:CCP1CON<5:4>) • Tosc • (TMR2 Prescale Value)



L CHESEDA ETTRAPITAN AGLER KAN

SEMESTER / SESSION

: SEM II / 2017/2018

**COURSE** 

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0

bit 7

bit 0

bit 7

Unimplemented: Read as '0'

bit 6-3

TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits

0000 = 1:1 postscale 0001 = 1:2 postscale 0010 = 1:3 postscale

1111 = 1:16 postscale

bit 2

TMR2ON: Timer2 On bit

1 = Timer2 is on o = Timer2 is off

bit 1-0

T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits

00 = Prescaler is 1 01 = Prescaler is 4 1x = Prescaler is 16

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

#### **BAUD RATE FORMULA**

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = Fosc/(64 (X + 1))	Baud Rate = Fosc/(16 (X + 1))
1	(Synchronous) Baud Rate = Fosc/(4 (X + 1))	N/A

Legend: X = value in SPBRG (0 to 255)

## REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		Value on: POR, BOR		Value on all other Resets	
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000	-010			
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR						
99h	SPBRG	Baud Rate Generator Register							0000	0000	0000	0000		

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.

A SAN WAR PARAMETER AND AGESTIVE

SEMESTER / SESSION

: SEM II / 2017/2018

COURSE

: MICROPROCESSOR AND

PROGRAMME:

BEJ

COURSE CODE : BEC 30403

MICROCONTROLLER

TXSTA: TRANSMIT STATUS AND CONTROL REGISTER (ADDRESS 98h)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN	SYNC	=	BRGH	TRMT	TX9D

bit 7

bit 0

bit 7 CSRC: Clock Source Select bit

Asynchronous mode:

Don't care.

Synchronous mode:

1 = Master mode (clock generated internally from BRG)

0 = Slave mode (clock from external source)

bit 6 TX9: 9-bit Transmit Enable bit

1 = Selects 9-bit transmission

0 = Selects 8-bit transmission

bit 5 TXEN: Transmit Enable bit

1 = Transmit enabled

0 = Transmit disabled

Note: SREN/CREN overrides TXEN in Sync mode.

bit 4 SYNC: USART Mode Select bit

1 = Synchronous mode

0 = Asynchronous mode

bit 3 Unimplemented: Read as '0'

bit 2 BRGH: High Baud Rate Select bit

Asynchronous mode:

1 = High speed

0 = Low speed

Synchronous mode:

Unused in this mode.

bit 1 TRMT: Transmit Shift Register Status bit

1 = TSR empty

0 = TSR full

bit 0 TX9D: 9th bit of Transmit Data, can be Parity bit

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

EESEDA UTTELVEIIAN ASLEH KAN

ERBUKA

SEMESTER / SESSION

: SEM II / 2017/2018

**COURSE** 

: MICROPROCESSOR AND

PROGRAMME : BEJ

COURSE CODE : BEC 30403

MICROCONTROLLER

R/W-0	R/W-0 R/W-0		R/W-0	R/W-0	R-0	R-0	R-x
SPEN RX9		SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7			Commence of the second		Larran Larra	L	hi+ O

bit 0

bit 7 SPEN: Serial Port Enable bit

1 = Serial port enabled (configures RC7/RX/DT and RC6/TX/CK pins as serial port pins)

0 = Serial port disabled

bit 6 RX9: 9-bit Receive Enable bit

> 1 = Selects 9-bit reception 0 = Selects 8-bit reception

bit 5 SREN: Single Receive Enable bit

Asynchronous mode:

Don't care.

Synchronous mode - Master:

1 = Enables single receive 0 - Disables single receive

This bit is cleared after reception is complete.

Synchronous mode - Slave:

Don't care

CREN: Continuous Receive Enable bit bit 4

Asynchronous mode:

1 = Enables continuous receive

o = Disables continuous receive

Synchronous mode:

1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)

0 = Disables continuous receive

bit 3 ADDEN: Address Detect Enable bit

Asynchronous mode 9-bit (RX9 = 1):

1 = Enables address detection, enables interrupt and load of the receive buffer when RSR<8> is set

0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit

bit 2 FERR: Framing Error bit

1 = Framing error (can be updated by reading RCREG register and receive next valid byte)

0 = No framing error

bit 1 **OERR**: Overrun Error bit

1 = Overrun error (can be cleared by clearing bit CREN)

0 = No overrun error

bit 0 RX9D: 9th bit of Received Data (can be parity bit but must be calculated by user firmware)

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

## BEC 30403

# **FINAL EXAMINATION**

SEMESTER / SESSION : SEM II / 2017/2018

**COURSE** 

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ COURSE CODE : BEC 30403

# **Instruction Set Summary**

Mnemonic, Operands		Description	Cycles		14-Bit	Opcode	е	Status	Notes			
		Description		MSb			LSb	Affected	Notes			
	BYTE-ORIENTED FILE REGISTER OPERATIONS											
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2			
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2			
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2			
CLRW	-	Clear W	1	00	0001	00000	XXXX	Z				
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2			
DECF	f, d	Decrement f	1	0.0	0011	dfff	ffff	Z	1,2			
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3			
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2			
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3			
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2			
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1.2			
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		.,			
NOP	-	No Operation	1	0.0	0000	03000	0000					
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2			
RRF	f, d	Rotate Right f through Carry	1	0.0	1100	dfff	ffff	C	1,2			
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2			
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff	,	1,2			
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2			
	BIT-ORIENTED FILE REGISTER OPERATIONS											
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2			
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2			
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3			
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3			
		LITERAL AND CONTROL	OPERATI	ONS					***************************************			
ADDLW	k	Add Literal and W	1	11	111x	kkkk	kkkk	C,DC,Z				
ANDLW	k	AND Literal with W	1	11	1001	kkkk	kkkk	Z				
CALL	k	Call Subroutine	2	10	0kkk	kkkk	kkkk					
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD				
GOTO	k	Go to Address	2	10	ıkkk	kkkk	kkkk					
IORLW	k	Inclusive OR Literal with W	1	11	1000	kkkk	kkkk	Z				
MOVLW	k	Move Literal to W	1	11	00xx	kkkk	kkkk					
RETFIE	-	Return from Interrupt	2	00	0000	0000	1001					
RETLW	k	Return with Literal in W	2	11	01xx	kkkk	kkkk					
RETURN	-	Return from Subroutine	2	00	0000	0000	1000					
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO,PD				
SUBLW	k	Subtract W from Literal	1	11	110x	kkkk	kkkk	C,DC,Z				
XORLW	W k Exclusive OR Literal with W				1010	kkkk	kkkk	Z				

